

# FM4 S6E2D5 Series

32-bit ARM® Cortex®-M4F based Microcontroller  
S6E2D55J0A/S6E2D55G0A/S6E2D55GJA/  
S6E2D55JAA/S6E2D55GAA



*Data Sheet (Preliminary)*

---

**Notice to Readers:** This document states the current technical specifications regarding the SpanSion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications.

**ARM®**

## Notice On Data Sheet Designations

SpanSion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of SpanSion data sheet designations are presented here to highlight their presence and definitions.

### Advance Information

The Advance Information designation indicates that SpanSion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. SpanSion Inc. therefore places the following conditions upon Advance Information content:

“This document contains information on one or more products under development at SpanSion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. SpanSion Inc. reserves the right to change or discontinue work on this proposed product without notice.”

### Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. SpanSion places the following conditions upon Preliminary content:

“This document states the current technical specifications regarding the SpanSion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications.”

### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

### Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. SpanSion Inc. applies the following conditions to documents in this category:

“This document states the current technical specifications regarding the SpanSion product(s) described herein. SpanSion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.”

Questions regarding these document designations may be directed to your local sales office.

# FM4 S6E2D5 Series

32-bit ARM® Cortex®-M4F based Microcontroller  
S6E2D55J0A/S6E2D55G0A/S6E2D55GJA/  
S6E2D55JAA/S6E2D55GAA



*Data Sheet (Preliminary)*

---

## 1. Description

Devices in the S6E2D5 Series are highly integrated 32-bit microcontrollers with high performance and competitive cost.

This series is based on the ARM Cortex-M4F Processor with on-chip Flash memory and SRAM. The series has peripheral functions such as graphics engine, display controller, motor control timers, ADCs, and Communication Interfaces (USB, CAN, UART, CSIO, I<sup>2</sup>C, LIN).

The products that are described in this data sheet are TYPE4-M4 category products. See the FM4 Family Peripheral Manual Main Part (MN709-00001).

**Note:**

- *ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.*

## Table of Contents

<b>1. Description</b> .....	<b>3</b>
<b>2. Features</b> .....	<b>6</b>
<b>3. Product Lineup</b> .....	<b>13</b>
<b>4. Packages</b> .....	<b>15</b>
<b>5. Pin Assignment</b> .....	<b>16</b>
<b>6. Pin Descriptions</b> .....	<b>20</b>
<b>7. I/O Circuit Type</b> .....	<b>52</b>
<b>8. Handling Precautions</b> .....	<b>59</b>
8.1. Precautions for Product Design .....	59
8.2. Precautions for Package Mounting .....	60
8.3. Precautions for Use Environment .....	62
<b>9. Handling Devices</b> .....	<b>63</b>
<b>10. Block Diagram</b> .....	<b>66</b>
<b>11. Memory Size</b> .....	<b>67</b>
<b>12. Memory Map</b> .....	<b>67</b>
<b>13. Pin Status In Each CPU State</b> .....	<b>69</b>
<b>14. Electrical Characteristics</b> .....	<b>77</b>
14.1. Absolute Maximum Ratings .....	77
14.2. Recommended Operating Conditions .....	79
14.3. DC Characteristics .....	83
14.3.1. Current Rating .....	83
14.3.2. Pin Characteristics .....	93
14.4. AC Characteristics .....	94
14.4.1. Main Clock Input Characteristics .....	94
14.4.2. Sub Clock Input Characteristics .....	95
14.4.3. Built-in CR Oscillation Characteristics .....	95
14.4.4. Operating Conditions of Main PLL (In the case of using main clock for input clock of PLL) .....	96
14.4.5. Operating Conditions of USB/I <sup>2</sup> S/GDC PLL (In the case of using main clock for input clock of PLL) .....	96
14.4.6. Operating Conditions of Main PLL (In the case of using built-in high-speed CR clock for input clock of main PLL) .....	97
14.4.7. Reset Input Characteristics .....	97
14.4.8. Power-on Reset Timing .....	98
14.4.9. GPIO Output Characteristics .....	98
14.4.10. External Bus Timing .....	99
14.4.11. Base Timer Input Timing .....	110
14.4.12. CSIO Timing .....	111
14.4.13. External Input Timing .....	142
14.4.14. Quadrature Position/Revolution Counter Timing .....	143
14.4.15. I <sup>2</sup> C Timing .....	145
14.4.16. ETM Timing .....	147
14.4.17. JTAG Timing .....	148
14.4.18. I <sup>2</sup> S Timing .....	149
14.4.19. GDC:Panel Output Timing .....	154
14.4.20. GDC: SDRAM-IF Timing .....	155
14.4.21. GDC: Hi-Speed Quad SPI Timing .....	157
14.4.22. GDC:HyperBus I/F Timing .....	158
14.5. 12-bit A/D Converter .....	160
14.6. USB Characteristics .....	163
14.7. Low-Voltage Detection Characteristics .....	167

14.7.1. Low-Voltage Detection Reset .....	167
14.7.2. Interrupt of Low-Voltage Detection.....	167
14.8. MainFlash Memory Write/Erase Characteristics .....	168
14.9. Standby Recovery Time.....	169
14.9.1. Recovery cause: Interrupt/WKUP .....	169
14.9.2. Recovery cause: Reset.....	171
<b>15. Ordering Information.....</b>	<b>173</b>
<b>16. Package Dimensions.....</b>	<b>174</b>
<b>17. Major Changes.....</b>	<b>177</b>

## 2. Features

### 32-bit ARM Cortex-M4F Core

- Processor version : r0p1
- Up to 160 MHz frequency operation
- Built-in FPU
- Supports DSP instructions
- Memory Protection Unit (MPU): improves the reliability of an embedded system
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 128 peripheral interrupts and 16 priority levels
- 24-bit system timer (Sys Tick): System timer for OS task management

### On-Chip Memories

- Flash memory

This series has on-chip flash memory with these features:

- 384 Kbytes
- Built-in Flash Accelerator System with 16 Kbytes trace buffer memory
- Security function for code protection

#### Notes:

- *The read access to flash memory can be achieved without wait-cycle up to operation frequency of 72 MHz.*
- *Even at the operation frequency more than 72 MHz, an equivalent access to flash memory can be obtained by Flash Accelerator System.*

- SRAM

This is composed of two independent SRAMs (SRAM0 and SRAM2). SRAM0 is connected to the I-code bus or the D-code bus of Cortex-M4F core. SRAM2 is connected to the system bus of Cortex-M4F core.

- SRAM0: 32 Kbytes
- SRAM2: 4 Kbytes

- VRAM

This series is equipped with a SRAM for GDC.

- Max 512 Kbytes

- VFLASH

S6E2D55GJA is equipped with a Flash for GDC.

- 2 Mbytes

### External Bus Interface

- Supports SRAM, NOR, NAND Flash and SDRAM devices
- Up to two chip selects CS0 and CS8 (CS8 is only for SDRAM)
- 8-/16-bit data width
- Up to 25-bit address bit
- Supports address/data multiplexing
- Supports external RDY function
- Supports the scramble function
  - Possible to set the validity/invalidity of the scramble function for the external areas 0x6000\_0000 to 0xDFFF\_FFFF in 4 Mbytes units.
  - Possible to set two kinds of the scramble key.

#### Note:

- *It is necessary to prepare the dedicated software library to use the scramble function.*

**USB Interface (One channel)**

A USB interface is composed of function and host.

- USB function
  - USB2.0 Full-Speed supported
  - Max 6 EndPoint supported
    - EndPoint 0 is for control transfer
    - EndPoint 1, 2 can be selected for bulk-transfer, interrupt-transfer or isochronous-transfer
    - EndPoint 3 to 5 can select bulk-transfer or interrupt-transfer
    - EndPoint 1 to 5 comprise the double buffer
  - The size of each endpoint is as follows.
    - Endpoint 0, 2 to 5: 64 byte
    - EndPoint 1: 256 byte
- USB host
  - USB2.0 Full-Speed / Low-Speed supported
  - Bulk-transfer, interrupt-transfer and isochronous-transfer support
  - USB device connected/disconnected automatically detect
  - In/out token handshake packet automatically accepted
  - Max 256-byte packet-length supported
  - Wake-up function supported

**CAN-FD Interface (One channel)**

- Compatible with CAN Specification 2.0A/B
- Maximum transfer rate: 5 Mbps
- Message buffer for receiver: Up to 192 messages
- Message buffer for transmitter: Up to 32 messages
- CAN with flexible data rate

**Multi-function Serial Interface (Max eight channels)**

- 64 bytes with FIFO (the FIFO step numbers vary depending on the settings of the communication mode or bit length.)
- Operation mode is selectable from the following for each channel.
  - UART
  - CSIO
  - LIN
  - I<sup>2</sup>C
- UART
  - Full-duplex double buffer
  - Selection with or without parity supported
  - Built-in dedicated baud rate generator
  - External clock available as a serial clock
  - Various error detect functions available (parity errors, framing errors, and overrun errors)
- CSIO
  - Full-duplex double buffer
  - Built-in dedicated baud rate generator
  - Overrun error detect function available
  - Serial chip select function (ch.6 and ch.7 only)
  - Supports high-speed SPI (ch.6 only)
  - Data length 5 to 16-bit

- LIN
  - LIN protocol Rev.2.1 supported
  - Full-duplex double buffer
  - Master/Slave mode supported
  - LIN break field generation (can change to 13 to 16-bit length)
  - LIN break delimiter generation (can change to 1 to 4-bit length)
  - Various error detect functions available (parity errors, framing errors, and overrun errors)
- I<sup>2</sup>C
  - Standard mode (Max 100 kbps) / Fast mode (Max 400 kbps) supported
  - Fast mode Plus (Fm+) (Max 1000 kbps, only for ch.4=ch.A) supported

#### **DMA Controller (Eight channels)**

The DMA controller has an independent bus for the CPU, so the CPU and the DMA controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or requested from the built-in peripherals
- Transfer address area: 32-bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: bytes/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536

#### **DSTC (Descriptor System Data Transfer Controller) (128 channels)**

The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the descriptor system and, following the specified contents of the descriptor that has already been constructed on the memory, can directly access the memory/peripheral device and performs the data transfer operation.

It supports the software activation, the hardware activation, and the chain activation functions.

#### **A/D Converter (Max 24 channels)**

- 12-bit A/D Converter
  - Successive Approximation type
  - Built-in 2 units
  - Conversion time: 1.0  $\mu$ s @ 3.3 V
  - Priority conversion available (priority at two levels)
  - Scanning conversion mode
  - Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for priority conversion: four steps)

#### **Base Timer (Max eight channels)**

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16-/32-bit reload timer
- 16-/32-bit PWC timer



### General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set to which I/O port the peripheral function can be allocated.

- Capable of pull-up control per pin
- Capable of reading pin level directly
- Built-in port relocate function
- Up to 98 general-purpose I/O ports @ 120-pin package
- Some I/O pins are 5V tolerant.  
See 6. Pin Descriptions and 7. I/O Circuit Type for the corresponding pins.

### Multi-Function Timer (One unit)

The multi-function timer is composed of the following blocks.

Minimum resolution : 6.25 ns

- 16-bit free-run timer × 3ch.
- Input capture × 4ch.
- Output compare × 6ch.
- A/D activation compare × 6ch.
- Waveform generator × 3ch.
- 16-bit PPG timer × 3ch.

The following functions can be used to achieve motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D converter activate function
- DTIF (motor emergency stop) interrupt function

### Real-Time Clock (RTC)

The real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.

### Quadrature Position/Revolution Counter (QPRC) (One channel)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

**Dual Timer (32-/16-bit Down Counter)**

The dual timer consists of two programmable 32-/16-bit down counters. Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot

**Watch Counter**

The watch counter is used for wake up from the low-power consumption mode. It is possible to select the main clock, sub clock, built-in high-speed CR clock or built-in low-speed CR clock as the clock source.

Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz

**External Interrupt Controller Unit**

- External interrupt input pin: Max 16 pins
- Include one non-maskable interrupt (NMI)

**Watchdog Timer (Two channels)**

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a hardware watchdog and a software watchdog.

The hardware watchdog timer is clocked by low-speed internal CR oscillator. Therefore, the hardware watchdog is active in any power saving mode except RTC mode and stop mode.

**CRC (Cyclic Redundancy Check) Accelerator**

The CRC accelerator helps verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

**PRGCRC (Programmable Cyclic Redundancy Check) Accelerator**

The CRC accelerator helps verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

### **I<sup>2</sup>S Interface (TX x two channels, RX x two channels)**

- Support three transfer protocols
  - I<sup>2</sup>S
  - Left Justified
  - DSP mode
- Master/Slave Mode selectable
- RX only, TX only or TX and RX simultaneous operation selectable
- Word length is programmable from 7 bits to 32 bits
- RX/TX FIFO integrated (RX: 66 words x 32 bits, TX: 66 words x 32 bits)
- DMA, interrupts, or polling based data transfer supported

### **GDC Unit**

- Controller for external graphics display
- Accelerator for 2D block image transfer (blit) operations
- Embedded SRAM video memory
- High-Speed Quad SPI (Serial Peripheral Interface for external memory extensions)
- SDRAM interface for external memory extensions
- HBI (Hyper Bus Interface) interface for external memory extensions
- Maximum core system clock frequency : 160 MHz

### **Clock and Reset**

#### ■ Clocks

Five clock sources (two external oscillators, two internal CR oscillator, and Main PLL) that are dynamically selectable.

- Main clock: 4 MHz to 20 MHz
- Sub Clock: 32.768 kHz
- High-speed internal CR Clock: 4 MHz
- Low-speed internal CR Clock: 100 kHz
- Main PLL Clock

#### ■ Resets

- Reset requests from INITX pin
- Power on reset
- Software reset
- Watchdog timers reset
- Low voltage detector reset
- Clock supervisor reset

### **Clock Super Visor (CSV)**

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

### **Low-Voltage Detector (LVD)**

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

### Low-Power Consumption Mode

Six low-power consumption modes are supported.

- SLEEP
- TIMER
- RTC
- STOP
- Deep standby RTC (selectable from with/without RAM retention)
- Deep standby STOP (selectable from with/without RAM retention)

### Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

### VBAT

The consumption power during the RTC operation can be reduced by supplying the power supply independent from the RTC (calendar circuit)/32 kHz oscillation circuit. The following circuits can also be used.

- RTC
- 32 kHz oscillation circuit
- Power-on circuit
- Back up register: 32 bytes
- Port circuit

### Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

### Unique ID

Unique value of the device (41-bit) is set.

### Power Supply

- Two Power Supplies
  - Power supply: VCC = 2.7 V to 3.6 V (when USB or GDC unit is not used)  
= 3.0 V to 3.6 V (when USB or GDC unit is used)
  - Power supply for VBAT: VBAT = 1.65 V to 3.6 V

### 3. Product Lineup

#### Memory Size

Product Name		S6E2D55G0A S6E2D55J0A	S6E2D55GAA S6E2D55JAA	S6E2D55GJA
On-chip Flash memory		384 Kbytes		
On-chip SRAM	SRAM	36 Kbytes		
	SRAM0	32 Kbytes		
	SRAM2	4 Kbytes		
VRAM for GDC		512 Kbytes	384 Kbytes	512 Kbytes
VFLASH for GDC		—	—	2 Mbytes

#### Function

Product Name		S6E2D55G0A S6E2D55GAA	S6E2D55J0A S6E2D55JAA	S6E2D55GJA
Pin count		120	176	120
CPU		Cortex-M4F, MPU, NVIC 128ch.		
	Freq.	160 MHz		
Power supply voltage range		2.7 V to 3.6 V		
USB2.0 (Function/Host)		1ch.		
CAN-FD		1ch.		
DMAC		8ch.		
DSTC		128ch.		
GDC unit	Graphics · Display controller	1ch.		
	Hi-Speed Quad SPI	1ch.		
	Hyper Bus Interface	1ch.		-
	SDRAM-IF	-	1ch.	-
External Bus Interface		Addr:25-bit (Max), Data: 8-/16-bit, CS:2 (Max) SRAM, NOR Flash, NAND Flash, SDRAM		
Multi-function Serial Interface (UART/CSIO/LIN/I <sup>2</sup> C)		8ch. (Max)		
Base Timer (PWC/Reload timer/PWM/PPG)		8ch. (Max)		
MF Timer	A/D activation compare	6ch.		1 unit
	Input capture	4ch.		
	Free-run timer	3ch.		
	Output compare	6ch.		
	Waveform generator	3ch.		
	PPG	3ch.		
I <sup>2</sup> S		2 units		
QPRC		1ch.		
Dual Timer		1 unit		
Real-Time Clock		1 unit		
Watch Counter		1 unit		
CRC Accelerator		Yes (Fixed, Programmable)		
Watchdog Timer		1ch. (SW) + 1ch. (HW)		
External Interrupts		16 pins (Max)+ NMI × 1		
I/O ports		98 pins (Max)	154 pins (Max)	90 pins (Max)
12-bit A/D converter		24ch. (2 units)		
CSV (Clock Super Visor)		Yes		
LVD (Low-Voltage Detector)		2ch.		



Product Name		S6E2D55G0A S6E2D55GAA	S6E2D55J0A S6E2D55JAA	S6E2D55GJA
Built-in CR	High-speed	4 MHz		
	Low-speed	100 kHz		
Debug Function		SWJ-DP/ETM		
Unique ID		Yes		

**Notes:**

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.  
*It is necessary to use the port relocate function of the I/O port according to your function use.*
- See 14.4.3 Built-in CR Oscillation Characteristics for the accuracy of the built-in CR.

## 4. Packages

Package	Product Name	S6E2D55G0A S6E2D55GAA	S6E2D55J0A S6E2D55JAA	S6E2D55GJA
LQFP : FPT-120P-M21 (0.5 mm pitch)		○	-	○
LQFP : FPT-176P-M07 (0.5 mm pitch)		-	○	-
BGA : FDJ161 (0.5 mm pitch)		○	-	-


○: Supported

**Note:**

- See 16. Package Dimensions for detailed information on each package.

## 5. Pin Assignment

### FPT-120P-M21




**Note:**

- The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



FPT-120P-M21 (S6E2D55GJA)



\*1: The DNU0 / 1 (23 pin / 24 pin), please pull up and short-circuit on the board.  
 For more information, please refer to the 9. Handling Devices.


**Note:**

- The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.  
 Use the extended port function register (EPFR) to select the pin.



**FDJ161**

(TOP VIEW)



**Note:**

- The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.  
Use the extended port function register (EPFR) to select the pin.

## 6. Pin Descriptions

### List of Pin Functions

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
1	1	1	C1	VCC	—	—
2	—	—	—	PA0	K	I
				GE_SDCKE		
3	—	—	—	PA1	K	I
				GE_SDCLK		
4	—	—	—	PA2	L	I
				GE_SDDQ31		
5	—	—	—	PA3	L	I
				GE_SDDQ30		
6	2	2	C3	P3B	G	K
				TIOA0_1		
				INT04_1		
				AIN0_1		
				I2SMCLK0_0		
				RTO00_0 (PPG00_0)		
MAD10_0						
7	3	3	C2	P3C	G	K
				SCS70_0		
				TIOA1_1		
				INT05_1		
				BIN0_1		
				I2SDO0_0		
				RTO01_0 (PPG00_0)		
				MAD09_0		
8	4	4	D3	P3D	G	K
				SIN7_0		
				TIOA2_1		
				INT06_1		
				ZIN0_1		
				I2SWS0_0		
				RTO02_0 (PPG02_0)		
				MAD08_0		

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
9	5	5	D2	P3E	G	K
				SOT7_0 (SDA7_0)		
				TIOA3_1		
				INT07_1		
				I2SDI0_0		
				RTO03_0 (PPG02_0)		
MAD07_0						
10	6	6	D1	P3F	G	I
				SCK7_0 (SCL7_0)		
				TIOA4_1		
				I2SCK0_0		
				RTO04_0 (PPG04_0)		
				MAD06_0		
11	7	7	D4	P7C	G	I
				TIOA5_1		
				RTO05_0 (PPG04_0)		
				MWEX_0		
12	8	—	E4	P7B	K	I
				ADTG_2		
				GE_HBCSX_1		
				MOEX_0		
—	—	8	—	P7B	K	I
				ADTG_2		
				MOEX_0		
13	—	—	—	PA8	L	I
				GE_SDDQ29		
14	—	—	—	PA9	L	I
				GE_SDDQ28		
15	—	—	—	PAA	L	I
				GE_SDDQ27		
16	—	—	—	PAB	L	I
				GE_SDDQ26		
17	—	—	—	PAC	L	I
				GE_SDDQ25		
18	—	—	—	PAD	L	I
				GE_SDDQ24		
19	9	9	E3	P33	D	K
				SIN6_0		
				INT00_1		

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
20	10	10	E2	P34	D	I
				SOT6_0 (SDA6_0)		
				FRCK0_0		
21	11	11	E1	P35	D	I
				SCK6_0 (SCL6_0)		
				IC03_0		
22	12	12	F4	P36	D	K
				SCS60_0		
				INT01_1		
				IC02_0		
23	13	13	G1	VCC	—	—
24	14	14	H1	VSS	—	—
25	15	—	F3	P37	D	K
				RX2_1		
				GE_HBRESETX		
				INT02_1		
				IC01_0		
—	—	15	—	P37	D	K
				RX2_1		
				INT02_1		
				IC01_0		
26	16	—	F2	P38	D	K
				TX2_1		
				GE_HBINTX		
				INT03_1		
				IC00_0		
—	—	16	—	P38	D	K
				TX2_1		
				INT03_1		
				IC00_0		
27	17	—	F1	P39	E	I
				ADTG_0		
				GE_HBRSTOX		
				DTTI0X_0		
—	—	17	—	P39	E	I
				ADTG_0		
				DTTI0X_0		
28	18	—	G3	P3A	E	I
				GE_HBWPX		
—	—	18	—	P3A	E	I
29	—	—	—	PA4	L	I
				GE_SDDQ23		
30	—	—	—	PA5	L	I
				GE_SDDQ22		

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
31	—	—	—	PA6	L	I
				GE_SDDQ21		
32	—	—	—	PA7	L	I
				GE_SDDQ20		
33	19	—	G2	P7A	K	I
				GE_HBRWDS		
—	—	19	—	(N.C.)	—	—
34	20	—	J1	P70	K	I
				GE_SPCK		
				GE_HBCK		
—	—	20	—	(N.C.)	—	—
35	21	—	K1	P71	K	I
				GE_SPDQ0		
				GE_HBCSX_0		
—	—	21	—	(N.C.)	—	—
36	22	—	H2	P72	K	K
				GE_SPDQ3		
				GE_HBDQ0		
				INT00_0		
—	—	22	—	VCC	—	—
37	23	—	H3	P73	K	K
				GE_SPCSX_0		
				GE_HBDQ1		
				INT01_0		
—	—	23	—	(DNU0)	—	—
38	24	—	J2	P74	K	K
				GE_SPDQ1		
				GE_HBDQ2		
				INT02_0		
—	—	24	—	(DNU1)	—	—
39	25	—	J3	P75	K	K
				GE_SPDQ2		
				GE_HBDQ3		
				INT03_0		
—	—	25	—	(N.C.)	—	—
40	26	—	K2	P76	K	K
				GE_HBDQ4		
				INT04_0		
—	—	26	—	(N.C.)	—	—
41	27	—	K3	P77	K	K
				GE_HBDQ5		
				INT05_0		
—	—	27	—	P77	K	K
—	—	27	—	INT05_0		



Data Sheet ( Preliminary )

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
42	28	—	L2	P78	K	K
				GE_HBDQ6		
				INT06_0		
—	—	28	—	P78	K	K
				INT06_0		
43	29	—	L3	P79	K	K
				GE_HBDQ7		
				INT07_0		
—	—	29	—	P79	K	K
				INT07_0		
44	30	30	L1	VCC	—	—
45	31	31	M1	VSS	—	—
46	32	32	M2	P20	I	F
				NMIX		
				WKUP0		
47	—	—	—	PB0	L	I
				GE_SDDQ19		
48	—	—	—	PB1	L	I
				GE_SDDQ18		
49	—	—	—	PB2	L	I
				GE_SDDQ17		
50	—	—	—	PB3	L	I
				GE_SDDQ16		
51	33	33	M3	P21	E	I
				I2SMCLK1_0		
				MAD05_0		
52	34	34	L4	P22	E	K
				CROUT_0		
				SIN0_0		
				INT08_0		
				I2SDO1_0		
				MAD04_0		
53	35	35	M4	P23	E	I
				SOT0_0 (SDA0_0)		
				TIOA6_1		
				I2SWS1_0		
				MAD03_0		
54	36	36	K5	P24	E	I
				SCK0_0 (SCL0_0)		
				TIOB6_1		
				I2SDI1_0		
				MAD02_0		



Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
55	37	37	L5	P25	E	I
				I2SCK1_0		
				MAD01_0		
56	—	—	—	PB4	L	I
				GE_SDDQ15		
57	—	—	—	PB5	L	I
				GE_SDDQ14		
58	—	—	—	PB6	L	I
				GE_SDDQ13		
59	—	—	—	PB7	L	I
				GE_SDDQ12		
60	38	38	N2	C	—	—
61	39	39	N3	VSS	—	—
62	40	40	N4	VCC	—	—
63	41	41	M5	P26	E	I
				RTCCO_1		
				SUBOUT_1		
				MAD00_0		
64	42	42	N5	P27	E	I
				ADTG_1		
				CROUT_1		
				MRDY_0		
65	43	43	K7	P50	D	P
				WKUP1		
				MCSX0_0		
66	44	44	L7	P51	E	I
				TIOB0_1		
				PNL_PWE		
				PNL_TSIG4		
67	45	45	K8	P52	D	I
				TIOB1_1		
				PNL_DCLK		
68	46	46	L8	P53	E	I
				TIOB2_1		
				PNL_DEN		
				PNL_TSIG2		
69	47	47	K9	P54	E	I
				TIOB3_1		
				PNL_LE		
				PNL_TSIG3		
70	48	48	L9	P55	E	I
				TIOB4_1		
				PNL_LH_SYNC		
				PNL_TSIG0		



Data Sheet ( Preliminary )

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
71	49	49	L10	P56	E	I
				TIOB5_1		
				PNL_FV_SYNC		
				PNL_TSIG1		
72	—	—	—	PB8	L	I
				GE_SDDQ11		
73	—	—	—	PB9	L	I
				GE_SDDQ10		
74	—	—	—	PBA	L	I
				GE_SDDQ9		
75	—	—	—	PBB	L	I
				GE_SDDQ8		
76	—	—	—	PBC	L	I
				GE_SDDQ7		
77	—	—	—	PBD	L	I
				GE_SDDQ6		
78	50	50	M8	INITX	B	C
79	51	51	N7	P46	P	S
				X0A		
80	52	52	N9	P47	Q	T
				X1A		
81	53	53	M9	VBAT	—	—
82	54	54	L11	P48	O	U
				VREGCTL		
83	55	55	L12	P49	O	U
				VWAKEUP		
84	56	56	M12	PE0	C	E
				MD1		
85	57	57	M11	MD0	J	D
86	58	58	N11	PE2	A	A
				X0		
87	59	59	N12	PE3	A	B
				X1		
88	60	60	M13	VSS	—	—
89	61	61	L13	VCC	—	—
90	62	62	K13	AVCC	—	—
91	63	63	K12	AVSS	—	—
92	64	64	J13	AVRL	—	—
93	65	65	J12	AVRH	—	—
94	—	—	—	PC0	L	I
				GE_SDDQ5		
95	—	—	—	PC1	L	I
				GE_SDDQ4		
96	—	—	—	PC2	L	I
				GE_SDDQ3		

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
97	—	—	—	PC3	L	I
				GE_SDDQ2		
98	—	—	—	PC4	L	I
				GE_SDDQ1		
99	—	—	—	PC5	L	I
				GE_SDDQ0		
100	66	66	K11	P10	F	M
				AN00		
				SIN1_0		
				TIOA0_0		
				INT09_0		
				AIN0_0		
				MADATA00_0		
101	67	67	J11	P11	F	L
				AN01		
				SOT1_0 (SDA1_0)		
				TIOB0_0		
				BIN0_0		
				MADATA01_0		
102	68	68	H10	P12	F	L
				AN02		
				SCK1_0 (SCL1_0)		
				TIOA1_0		
				ZIN0_0		
				MADATA02_0		
103	69	69	H11	P13	F	M
				AN03		
				SIN2_0		
				TIOB1_0		
				INT10_0		
				FRCK0_1		
				MADATA03_0		
104	70	70	H12	P14	F	L
				AN04		
				SOT2_0 (SDA2_0)		
				TIOA2_0		
				DTTIOX_1		
				MADATA04_0		



Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
105	71	71	H13	P15	F	M
				AN05		
				SCK2_0 (SCL2_0)		
				TIOB2_0		
				INT11_0		
				IC00_1 MADATA05_0		
106	72	72	G10	P16	F	M
				AN06		
				SIN3_0		
				TIOA3_0		
				INT12_0		
				IC01_1 MADATA06_0		
107	73	73	G11	P17	F	L
				AN07		
				SOT3_0 (SDA3_0)		
				TIOB3_0		
				IC02_1		
				MADATA07_0		
108	74	74	G12	P18	F	L
				AN08		
				SCK3_0 (SCL3_0)		
				TIOA4_0		
				IC03_1		
				MADATA08_0		
109	75	75	G13	P19	F	M
				AN09		
				SIN5_0		
				TIOB4_0		
				INT13_0		
				AIN0_2		
				RTO00_1 (PPG00_1)		
				MADATA09_0		
110	76	76	F10	P1A	F	L
				AN10		
				SOT5_0 (SDA5_0)		
				TIOA5_0		
				BIN0_2		
				RTO01_1 (PPG00_1)		
				MADATA10_0		

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
111	77	77	F11	P1B	F	L
				AN11		
				SCK5_0 (SCL5_0)		
				TIOB5_0		
				ZIN0_2		
				RTO02_1 (PPG02_1)		
MADATA11_0						
112	—	—	—	PC6	K	I
				GE_SDBA1		
113	—	—	—	PC7	K	I
				GE_SDBA0		
114	—	—	—	PC8	K	I
				GE_SDA11		
115	—	—	—	PC9	K	I
				GE_SDA10		
116	78	78	F12	P1C	F	M
				AN12		
				SCS60_1		
				TIOA6_0		
				INT14_0		
				RTO03_1 (PPG02_1)		
MADATA12_0						
117	79	79	F13	P1D	F	M
				AN13		
				SIN6_1		
				TIOB6_0		
				INT15_0		
				RTO04_1 (PPG04_1)		
MADATA13_0						
118	80	80	E10	P1E	F	L
				AN14		
				SOT6_1 (SDA6_1)		
				TIOA7_0		
				RTO05_1 (PPG04_1)		
				MADATA14_0		
119	81	81	E11	P1F	F	L
				AN15		
				SCK6_1 (SCL6_1)		
				TIOB7_0		
				MADATA15_0		



Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
120	82	82	E12	P90	F	O
				AN16		
				SIN0_1		
				INT08_1		
				PNL_PD23		
				PNL_TSIG11		
				MCLKOUT_0		
				MNALE_0		
				TRACECLK		
121	83	83	E13	P91	F	N
				AN17		
				SOT0_1 (SDA0_1)		
				PNL_PD22		
				PNL_TSIG10		
				MAD23_0		
				MNCLE_0		
				TRACED0		
122	84	84	D10	P92	F	N
				AN18		
				SCK0_1 (SCL0_1)		
				PNL_PD21		
				PNL_TSIG9		
				MAD22_0		
				MNWEX_0		
				TRACED1		
123	85	85	D11	P93	F	O
				AN19		
				SIN1_1		
				INT09_1		
				PNL_PD20		
				PNL_TSIG8		
				MAD21_0		
				MNREX_0		
				TRACED2		
124	86	86	D12	P94	F	N
				AN20		
				SOT1_1 (SDA1_1)		
				PNL_PD19		
				PNL_TSIG7		
				MAD20_0		
				TRACED3		

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
125	87	87	D13	P95	F	L
				AN21		
				SCK1_1 (SCL1_1)		
				PNL_PD18		
				PNL_TSIG6		
126	—	—	—	MAD19_0	K	I
				PCA		
127	—	—	—	GE_SDA9	K	I
				PCB		
128	—	—	—	GE_SDA8	K	I
				PCC		
129	—	—	—	GE_SDA7	K	I
				PCD		
130	88	88	C12	GE_SDA6	F	L
				P96		
				AN22		
				PNL_PD17		
				PNL_TSIG5		
131	89	89	C13	MRASX_0	F	L
				P97		
				AN23		
				PNL_PD16		
132	90	90	B13	MCASX_0	—	—
133	91	91	A12	VSS	—	—
134	—	—	—	VCC	K	I
				PD0		
135	—	—	—	GE_SDA5	K	I
				PD1		
136	—	—	—	GE_SDA4	K	I
				PD2		
137	—	—	—	GE_SDA3	K	I
				PD3		
138	—	—	—	GE_SDA2	K	I
				PD4		
139	92	92	B12	GE_SDA1	E	G
				P00		
140	93	93	A11	TRSTX	E	G
				P01		
				TCK		
141	94	94	C11	SWCLK	E	H
				P02		
				TDI		
				MAD24_0		



Data Sheet ( Preliminary )

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
142	95	95	B11	P03	E	G
				TMS		
				SWDIO		
143	96	96	B10	P04	E	G
				TDO		
				SWO		
144	—	—	—	PD5	K	I
				GE_SDA0		
145	—	—	—	PD6	K	I
				GE_SDDQM3		
146	—	—	—	PD7	K	I
				GE_SDDQM2		
147	—	—	—	PD8	K	I
				GE_SDDQM1		
148	—	—	—	PD9	K	I
				GE_SDDQM0		
149	97	97	C10	P05	E	K
				RX2_2		
				INT10_1		
				PNL_PD15		
150	98	98	D9	MAD18_0	E	I
				P06		
				TX2_2		
				PNL_PD14		
151	99	99	C9	MAD17_0	E	K
				P07		
				SIN2_1		
				INT11_1		
152	100	100	B9	PNL_PD13	E	I
				MAD16_0		
				P08		
				SOT2_1 (SDA2_1)		
153	101	101	A9	PNL_PD12	E	I
				MAD15_0		
				P09		
				SCK2_1 (SCL2_1)		
154	102	102	C8	PNL_PD11	E	K
				MAD14_0		
				P0A		
				SIN5_1		
				TIOA7_1		
INT12_1						
				PNL_PD10		
				MAD13_0		



Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
155	103	103	B8	P0B	E	I
				SOT5_1 (SDA5_1)		
				TIOB7_1		
				PNL_PD9		
				MAD12_0		
156	104	104	A8	P0C	E	I
				SCK5_1 (SCL5_1)		
				PNL_PD8		
				MAD11_0		
157	105	105	C7	P0D	D	I
				PNL_PD7		
				MSDWEX_0		
158	106	106	B7	P0E	D	P
				WKUP2		
				PNL_PD6		
				MCSX8_0		
159	107	107	A7	VSS	—	—
160	108	108	C6	P68	D	I
				SCK3_1 (SCL3_1)		
				PNL_PD5		
				MSDCLK_0		
161	109	109	B6	P67	D	I
				SOT3_1 (SDA3_1)		
				PNL_PD4		
				MSDCKE_0		
162	110	110	A6	P66	E	K
				SIN3_1		
				INT13_1		
				PNL_PD3		
163	111	111	C5	P65	E	I
				PNL_PD2		
164	112	112	B5	P64	E	I
				CTS4_0		
				PNL_PD1		
165	113	113	C4	P63	E	I
				ADTG_3		
				RTS4_0		
				PNL_PD0		
166	—	—	—	PDA	K	I
				GE_SDWEX		
167	—	—	—	PDB	K	I
				GE_SDRASX		

Pin No.				Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161			
168	—	—	—	PDC	K	I
				GE_SDCASX		
169	—	—	—	PDD	K	I
				GE_SDCSX		
170	114	114	B4	P62	N	K
				RX2_0		
				SCK4_0 (SCL4_0)		
				INT14_1		
				MDQM1_0		
171	115	115	B3	P61	N	I
				UHCONX0		
				RTCCO_0		
				SUBOUT_0		
				TX2_0		
				SOT4_0 (SDA4_0)		
				MDQM0_0		
172	116	116	B2	P60	I	Q
				WKUP3		
				SIN4_0		
				INT15_1		
				MALE_0		
173	117	117	A4	VCC	—	—
174	118	118	A3	P80	H	R
				UDM0		
175	119	119	A2	P81	H	R
				UDP0		
176	120	120	B1	VSS	—	—
—	—	—	A1, A5, A10, A13, D5, D6, D7, D8, E5, E6, E7, E8, E9, F5, F6, F9, G4, G5, G9, H4, H5, H9, J4, J5, J6, J7, J8, J9, J10, K4, K6, K10, L6, M6, M7, M10, N1, N6, N8, N10, N13	VSS	—	—

### Signal Description

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
ADC	ADTG_0	A/D converter external trigger input pin	27	17	17	F1
	ADTG_1		64	42	42	N5
	ADTG_2		12	8	8	E4
	ADTG_3		165	113	113	C4
	AN00	A/D converter analog input pin. ANxx describes ADC ch.xx.	100	66	66	K11
	AN01		101	67	67	J11
	AN02		102	68	68	H10
	AN03		103	69	69	H11
	AN04		104	70	70	H12
	AN05		105	71	71	H13
	AN06		106	72	72	G10
	AN07		107	73	73	G11
	AN08		108	74	74	G12
	AN09		109	75	75	G13
	AN10		110	76	76	F10
	AN11		111	77	77	F11
	AN12		116	78	78	F12
	AN13		117	79	79	F13
	AN14		118	80	80	E10
	AN15		119	81	81	E11
	AN16		120	82	82	E12
	AN17		121	83	83	E13
	AN18		122	84	84	D10
	AN19		123	85	85	D11
AN20	124		86	86	D12	
AN21	125		87	87	D13	
AN22	130		88	88	C12	
AN23	131	89	89	C13		
Base Timer 0	TIOA0_0	Base Timer ch.0 TIOA Pin	100	66	66	K11
	TIOA0_1		6	2	2	C3
	TIOB0_0	Base Timer ch.0 TIOB Pin	101	67	67	J11
	TIOB0_1		66	44	44	L7
Base Timer 1	TIOA1_0	Base Timer ch.1 TIOA Pin	102	68	68	H10
	TIOA1_1		7	3	3	C2
	TIOB1_0	Base Timer ch.1 TIOB Pin	103	69	69	H11
	TIOB1_1		67	45	45	K8

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
Base Timer 2	TIOA2_0	Base Timer ch.2 TIOA Pin	104	70	70	H12
	TIOA2_1		8	4	4	D3
	TIOB2_0	Base Timer ch.2 TIOB Pin	105	71	71	H13
	TIOB2_1		68	46	46	L8
Base Timer 3	TIOA3_0	Base Timer ch.3 TIOA Pin	106	72	72	G10
	TIOA3_1		9	5	5	D2
	TIOB3_0	Base Timer ch.3 TIOB Pin	107	73	73	G11
	TIOB3_1		69	47	47	K9
Base Timer 4	TIOA4_0	Base Timer ch.4 TIOA Pin	108	74	74	G12
	TIOA4_1		10	6	6	D1
	TIOB4_0	Base Timer ch.4 TIOB Pin	109	75	75	G13
	TIOB4_1		70	48	48	L9
Base Timer 5	TIOA5_0	Base Timer ch.5 TIOA Pin	110	76	76	F10
	TIOA5_1		11	7	7	D4
	TIOB5_0	Base Timer ch.5 TIOB Pin	111	77	77	F11
	TIOB5_1		71	49	49	L10
Base Timer 6	TIOA6_0	Base Timer ch.6 TIOA Pin	116	78	78	F12
	TIOA6_1		53	35	35	M4
	TIOB6_0	Base Timer ch.6 TIOB Pin	117	79	79	F13
	TIOB6_1		54	36	36	K5
Base Timer 7	TIOA7_0	Base Timer ch.7 TIOA Pin	118	80	80	E10
	TIOA7_1		154	102	102	C8
	TIOB7_0	Base Timer ch.7 TIOB Pin	119	81	81	E11
	TIOB7_1		155	103	103	B8
CAN (CAN-FD)	TX2_0	CAN-FD interface TX output pin	171	115	115	B3
	TX2_1		26	16	16	F2
	TX2_2		150	98	98	D9
	RX2_0	CAN-FD interface RX input pin	170	114	114	B4
	RX2_1		25	15	15	F3
	RX2_2		149	97	97	C10
Debugger	SWCLK	Serial wire debug interface clock input pin	140	93	93	A11
	SWDIO	Serial wire debug interface data input / output pin	142	95	95	B11
	SWO	Serial wire viewer output pin	143	96	96	B10
	TCK	J-TAG test clock input pin	140	93	93	A11
	TDI	J-TAG test data input pin	141	94	94	C11
	TDO	J-TAG debug data output pin	143	96	96	B10
	TMS	J-TAG test mode state input/output pin	142	95	95	B11
	TRACECLK	Trace CLK output pin of ETM	120	82	82	E12
	TRACED0	Trace data output pin of ETM	121	83	83	E13
	TRACED1		122	84	84	D10
	TRACED2		123	85	85	D11
	TRACED3		124	86	86	D12
	TRSTX		J-TAG test reset Input pin	139	92	92

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
External Bus	MAD00_0	External bus interface address bus	63	41	41	M5
	MAD01_0		55	37	37	L5
	MAD02_0		54	36	36	K5
	MAD03_0		53	35	35	M4
	MAD04_0		52	34	34	L4
	MAD05_0		51	33	33	M3
	MAD06_0		10	6	6	D1
	MAD07_0		9	5	5	D2
	MAD08_0		8	4	4	D3
	MAD09_0		7	3	3	C2
	MAD10_0		6	2	2	C3
	MAD11_0		156	104	104	A8
	MAD12_0		155	103	103	B8
	MAD13_0		154	102	102	C8
	MAD14_0		153	101	101	A9
	MAD15_0		152	100	100	B9
	MAD16_0		151	99	99	C9
	MAD17_0		150	98	98	D9
	MAD18_0		149	97	97	C10
	MAD19_0		125	87	87	D13
	MAD20_0		124	86	86	D12
	MAD21_0		123	85	85	D11
	MAD22_0		122	84	84	D10
	MAD23_0	121	83	83	E13	
	MAD24_0	141	94	94	C11	
MCSX0_0	External bus interface chip select output pin	65	43	43	K7	
MCSX8_0		158	106	106	B7	
External Bus	MADATA00_0	External bus interface data bus (Address / data multiplex bus)	100	66	66	K11
	MADATA01_0		101	67	67	J11
	MADATA02_0		102	68	68	H10
	MADATA03_0		103	69	69	H11
	MADATA04_0		104	70	70	H12
	MADATA05_0		105	71	71	H13
	MADATA06_0		106	72	72	G10
	MADATA07_0		107	73	73	G11
	MADATA08_0		108	74	74	G12
	MADATA09_0		109	75	75	G13
	MADATA10_0		110	76	76	F10
	MADATA11_0		111	77	77	F11
	MADATA12_0		116	78	78	F12
	MADATA13_0		117	79	79	F13
	MADATA14_0		118	80	80	E10
MADATA15_0	119	81	81	E11		

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
External Bus	MDQM0_0	External bus interface byte mask signal output pin	171	115	115	B3
	MDQM1_0		170	114	114	B4
	MALE_0	External bus interface Address Latch enable output signal for multiplex	172	116	116	B2
	MRDY_0	External bus interface external RDY input signal	64	42	42	N5
	MCLKOUT_0	External bus interface external clock output pin	120	82	82	E12
External Bus	MNALE_0	External bus interface ALE signal to control NAND Flash output pin	120	82	82	E12
	MNCLE_0	External bus interface CLE signal to control NAND Flash output pin	121	83	83	E13
	MNREX_0	External bus interface read enable signal to control NAND Flash	123	85	85	D11
	MNWEX_0	External bus interface write enable signal to control NAND Flash	122	84	84	D10
	MOEX_0	External bus interface read enable signal for SRAM	12	8	8	E4
	MWEX_0	External bus interface write enable signal for SRAM	11	7	7	D4
	MSDCLK_0	SDRAM interface SDRAM clock output pin	160	108	108	C6
	MSDCKE_0	SDRAM interface SDRAM clock enable pin	161	109	109	B6
	MRASX_0	SDRAM interface SDRAM row active strobe pin	130	88	88	C12
	MCASX_0	SDRAM interface SDRAM column active strobe pin	131	89	89	C13
MSDWEX_0	SDRAM interface SDRAM write enable pin	157	105	105	C7	
External Interrupt	INT00_0	External interrupt request 00 input pin	36	22	-	H2
	INT00_1		19	9	9	E3
	INT01_0	External interrupt request 01 input pin	37	23	-	H3
	INT01_1		22	12	12	F4
	INT02_0	External interrupt request 02 input pin	38	24	-	J2
	INT02_1		25	15	15	F3
	INT03_0	External interrupt request 03 input pin	39	25	-	J3
	INT03_1		26	16	16	F2
	INT04_0	External interrupt request 04 input pin	40	26	-	K2
	INT04_1		6	2	2	C3
	INT05_0	External interrupt request 05 input pin	41	27	27	K3
	INT05_1		7	3	3	C2
	INT06_0	External interrupt request 06 input pin	42	28	28	L2
	INT06_1		8	4	4	D3
	INT07_0	External interrupt request 07 input pin	43	29	29	L3
	INT07_1		9	5	5	D2
	INT08_0	External interrupt request 08 input pin	52	34	34	L4
	INT08_1		120	82	82	E12
INT09_0	External interrupt request 09 input pin	100	66	66	K11	
INT09_1		123	85	85	D11	

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
External Interrupt	INT10_0	External interrupt request 10 input pin	103	69	69	H11
	INT10_1		149	97	97	C10
	INT11_0	External interrupt request 11 input pin	105	71	71	H13
	INT11_1		151	99	99	C9
	INT12_0	External interrupt request 12 input pin	106	72	72	G10
	INT12_1		154	102	102	C8
	INT13_0	External interrupt request 13 input pin	109	75	75	G13
	INT13_1		162	110	110	A6
	INT14_0	External interrupt request 14 input pin	116	78	78	F12
	INT14_1		170	114	114	B4
	INT15_0	External interrupt request 15 input pin	117	79	79	F13
	INT15_1		172	116	116	B2
NMIX	Non-Maskable Interrupt input pin	46	32	32	M2	
GPIO	P00	General-purpose I/O port 0	139	92	92	B12
	P01		140	93	93	A11
	P02		141	94	94	C11
	P03		142	95	95	B11
	P04		143	96	96	B10
	P05		149	97	97	C10
	P06		150	98	98	D9
	P07		151	99	99	C9
	P08		152	100	100	B9
	P09		153	101	101	A9
	P0A		154	102	102	C8
	P0B		155	103	103	B8
	P0C		156	104	104	A8
	P0D		157	105	105	C7
P0E	158	106	106	B7		
GPIO	P10	General-purpose I/O port 1	100	66	66	K11
	P11		101	67	67	J11
	P12		102	68	68	H10
	P13		103	69	69	H11
	P14		104	70	70	H12
	P15		105	71	71	H13
	P16		106	72	72	G10
	P17		107	73	73	G11
	P18		108	74	74	G12
	P19		109	75	75	G13
	P1A		110	76	76	F10
	P1B		111	77	77	F11
	P1C		116	78	78	F12
	P1D		117	79	79	F13
	P1E		118	80	80	E10
	P1F		119	81	81	E11

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
GPIO	P20	General-purpose I/O port 2	46	32	32	M2
	P21		51	33	33	M3
	P22		52	34	34	L4
	P23		53	35	35	M4
	P24		54	36	36	K5
	P25		55	37	37	L5
	P26		63	41	41	M5
	P27		64	42	42	N5
GPIO	P33	General-purpose I/O port 3	19	9	9	E3
	P34		20	10	10	E2
	P35		21	11	11	E1
	P36		22	12	12	F4
	P37		25	15	15	F3
	P38		26	16	16	F2
	P39		27	17	17	F1
	P3A		28	18	18	G3
	P3B		6	2	2	C3
	P3C		7	3	3	C2
	P3D		8	4	4	D3
	P3E		9	5	5	D2
	P3F		10	6	6	D1
	GPIO		P46	General-purpose I/O port 4	79	51
P47		80	52		52	N9
P48		82	54		54	L11
P49		83	55		55	L12
GPIO	P50	General-purpose I/O port 5	65	43	43	K7
	P51		66	44	44	L7
	P52		67	45	45	K8
	P53		68	46	46	L8
	P54		69	47	47	K9
	P55		70	48	48	L9
	P56		71	49	49	L10
GPIO	P60	General-purpose I/O port 6	172	116	116	B2
	P61		171	115	115	B3
	P62		170	114	114	B4
	P63		165	113	113	C4
	P64		164	112	112	B5
	P65		163	111	111	C5
	P66		162	110	110	A6
	P67		161	109	109	B6
	P68		160	108	108	C6



Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
GPIO	P70	General-purpose I/O port 7	34	20	—	J1
	P71		35	21	—	K1
	P72		36	22	—	H2
	P73		37	23	—	H3
	P74		38	24	—	J2
	P75		39	25	—	J3
	P76		40	26	—	K2
	P77		41	27	27	K3
	P78		42	28	28	L2
	P79		43	29	29	L3
	P7A		33	19	—	G2
	P7B		12	8	8	E4
	P7C		11	7	7	D4
	GPIO		P80	General-purpose I/O port 8	174	118
P81		175	119		119	A2
GPIO	P90	General-purpose I/O port 9	120	82	82	E12
	P91		121	83	83	E13
	P92		122	84	84	D10
	P93		123	85	85	D11
	P94		124	86	86	D12
	P95		125	87	87	D13
	P96		130	88	88	C12
	P97		131	89	89	C13
GPIO	PA0	General-purpose I/O port A	2	—	—	—
	PA1		3	—	—	—
	PA2		4	—	—	—
	PA3		5	—	—	—
	PA4		29	—	—	—
	PA5		30	—	—	—
	PA6		31	—	—	—
	PA7		32	—	—	—
	PA8		13	—	—	—
	PA9		14	—	—	—
	PAA		15	—	—	—
	PAB		16	—	—	—
	PAC		17	—	—	—
	PAD		18	—	—	—

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
GPIO	PB0	General-purpose I/O port B	47	—	—	—
	PB1		48	—	—	—
	PB2		49	—	—	—
	PB3		50	—	—	—
	PB4		56	—	—	—
	PB5		57	—	—	—
	PB6		58	—	—	—
	PB7		59	—	—	—
	PB8		72	—	—	—
	PB9		73	—	—	—
	PBA		74	—	—	—
	PBB		75	—	—	—
	PBC		76	—	—	—
	PBD		77	—	—	—
GPIO	PC0	General-purpose I/O port C	94	—	—	—
	PC1		95	—	—	—
	PC2		96	—	—	—
	PC3		97	—	—	—
	PC4		98	—	—	—
	PC5		99	—	—	—
	PC6		112	—	—	—
	PC7		113	—	—	—
	PC8		114	—	—	—
	PC9		115	—	—	—
	PCA		126	—	—	—
	PCB		127	—	—	—
	PCC		128	—	—	—
	PCD		129	—	—	—
GPIO	PD0	General-purpose I/O port D	134	—	—	—
	PD1		135	—	—	—
	PD2		136	—	—	—
	PD3		137	—	—	—
	PD4		138	—	—	—
	PD5		144	—	—	—
	PD6		145	—	—	—
	PD7		146	—	—	—
	PD8		147	—	—	—
	PD9		148	—	—	—
	PDA		166	—	—	—
	PDB		167	—	—	—
	PDC		168	—	—	—
	PDD		169	—	—	—

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
GPIO	PE0	General-purpose I/O port E	84	56	56	M12
	PE2		86	58	58	N11
	PE3		87	59	59	N12
Multi-function serial 0	SIN0_0	Multi-function serial interface ch.0 input pin	52	34	34	L4
	SIN0_1		120	82	82	E12
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I2C (operation mode 4).	53	35	35	M4
	SOT0_1 (SDA0_1)		121	83	83	E13
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I2C (operation mode 4)	54	36	36	K5
	SCK0_1 (SCL0_1)		122	84	84	D10
Multi-function serial 1	SIN1_0	Multi-function serial interface ch.1 input pin	100	66	66	K11
	SIN1_1		123	85	85	D11
	SOT1_0 (SDA1_0)	Multi-function serial interface ch.1 output pin This pin operates as SOT1 when it is used in a UART/CSIO/LIN(operation modes 0 to 3) and as SDA1 when it is used in an I2C (operation mode 4).	101	67	67	J11
	SOT1_1 (SDA1_1)		124	86	86	D12
	SCK1_0 (SCL1_0)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation modes 2) and as SCL1 when it is used in an I2C (operation mode 4).	102	68	68	H10
	SCK1_1 (SCL1_1)		125	87	87	D13
Multi-function serial 2	SIN2_0	Multi-function serial interface ch.2 input pin	103	69	69	H11
	SIN2_1		151	99	99	C9
	SOT2_0 (SDA2_0)	Multi-function serial interface ch.2 output pin This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I2C (operation mode 4).	104	70	70	H12
	SOT2_1 (SDA2_1)		152	100	100	B9
	SCK2_0 (SCL2_0)	Multi-function serial interface ch.2 clock I/O Pin. This pin operates as SCK2 when it is used in a CSIO (operation modes 2) and as SCL2 when it is used in an I2C (operation mode 4).	105	71	71	H13
	SCK2_1 (SCL2_1)		153	101	101	A9
Multi-function serial 3	SIN3_0	Multi-function serial interface ch.3 input pin	106	72	72	G10
	SIN3_1		162	110	110	A6
	SOT3_0 (SDA3_0)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I2C (operation mode 4).	107	73	73	G11
	SOT3_1 (SDA3_1)		161	109	109	B6
	SCK3_0 (SCL3_0)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I2C (operation mode 4).	108	74	74	G12
	SCK3_1 (SCL3_1)		160	108	108	C6

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
Multi-function serial 4	SIN4_0	Multi-function serial interface ch.4 input pin	172	116	116	B2
	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I2C (operation mode 4).	171	115	115	B3
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a CSIO (operation modes 2) and as SCL4 when it is used in an I2C (operation mode 4).	170	114	114	B4
	CTS4_0	Multi-function serial interface ch.4 CTS input pin	164	112	112	B5
	RTS4_0	Multi-function serial interface ch.4 RTS output pin	165	113	113	C4
	Multi-function serial 5	SIN5_0	Multi-function serial interface ch.5 input pin	109	75	75
SIN5_1		154		102	102	C8
SOT5_0 (SDA5_0)		Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I2C (operation mode 4).	110	76	76	F10
SOT5_1 (SDA5_1)			155	103	103	B8
SCK5_0 (SCL5_0)		Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation modes 2) and as SCL5 when it is used in an I2C (operation mode 4).	111	77	77	F11
SCK5_1 (SCL5_1)			156	104	104	A8
Multi-function serial 6		SIN6_0	Multi-function serial interface ch.6 input pin	19	9	9
	SIN6_1	117		79	79	F13
	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I2C (operation mode 4).	20	10	10	E2
	SOT6_1 (SDA6_1)		118	80	80	E10
	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a CSIO (operation modes 2) and as SCL6 when it is used in an I2C (operation mode 4).	21	11	11	E1
	SCK6_1 (SCL6_1)		119	81	81	E11
	SCS60_0	Multi-function serial interface ch.6 chip select 0	22	12	12	F4
	SCS60_1	input/output pin	116	78	78	F12

Module	Pin Name	Function	Pin No.				
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161	
Multi-function serial 7	SIN7_0	Multi-function serial interface ch.7 input pin	8	4	4	D3	
	SOT7_0 (SDA7_0)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I2C (operation mode 4).	9	5	5	D2	
	SCK7_0 (SCL7_0)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a CSIO (operation modes 2) and as SCL7 when it is used in an I2C (operation mode 4).	10	6	6	D1	
	SCS70_0	Multi-function serial interface ch.7 chip select 0 input/output pin	7	3	3	C2	
Multi-function Timer 0	DTTI0X_0	Input signal controlling wave form generator outputs RTO00 to RTO05 of Multi-function timer 0.	27	17	17	F1	
	DTTI0X_1		104	70	70	H12	
	FRCK0_0	16-bit free-run timer ch.0 external clock input pin	20	10	10	E2	
	FRCK0_1		103	69	69	H11	
	IC00_0	16-bit input capture input pin of Multi-function timer 0. ICxx describes channel number.	26	16	16	F2	
	IC00_1		105	71	71	H13	
	IC01_0		25	15	15	F3	
	IC01_1		106	72	72	G10	
	IC02_0		22	12	12	F4	
	IC02_1		107	73	73	G11	
	IC03_0		21	11	11	E1	
	IC03_1		108	74	74	G12	
	RTO00_0 (PPG00_0)		Wave form generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	6	2	2	C3
	RTO00_1 (PPG00_1)			109	75	75	G13
	RTO01_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	7	3	3	C2	
	RTO01_1 (PPG00_1)		110	76	76	F10	
	RTO02_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	8	4	4	D3	
	RTO02_1 (PPG02_1)		111	77	77	F11	
	RTO03_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	9	5	5	D2	
	RTO03_1 (PPG02_1)		116	78	78	F12	

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
Multi-function Timer 0	RTO04_0 (PPG04_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	10	6	6	D1
	RTO04_1 (PPG04_1)		117	79	79	F13
	RTO05_0 (PPG04_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	11	7	7	D4
	RTO05_1 (PPG04_1)		118	80	80	E10
Quadrature Position/ Revolution Counter 0	AIN0_0	QPRC ch.0 AIN input pin	100	66	66	K11
	AIN0_1		6	2	2	C3
	AIN0_2		109	75	75	G13
	BIN0_0	QPRC ch.0 BIN input pin	101	67	67	J11
	BIN0_1		7	3	3	C2
	BIN0_2		110	76	76	F10
	ZIN0_0	QPRC ch.0 ZIN input pin	102	68	68	H10
	ZIN0_1		8	4	4	D3
ZIN0_2	111		77	77	F11	
Real-time clock	RTCCO_0	0.5 seconds pulse output pin of Real-time clock	171	115	115	B3
	RTCCO_1		63	41	41	M5
	SUBOUT_0	Sub clock output pin	171	115	115	B3
	SUBOUT_1		63	41	41	M5
USB0	UDM0	USB ch.0 function/host D – pin	174	118	118	A3
	UDP0	USB ch.0 function/host D + pin	175	119	119	A2
	UHCONX0	USB ch.0 external pull-up control pin	171	115	115	B3
Low-Power Consumption Mode	WKUP0	Deep standby mode return signal input pin 0	46	32	32	M2
	WKUP1	Deep standby mode return signal input pin 1	65	43	43	K7
	WKUP2	Deep standby mode return signal input pin 2	158	106	106	B7
	WKUP3	Deep standby mode return signal input pin 3	172	116	116	B2
VBAT	VREGCTL	On-board regulator control pin	82	54	54	L11
	VWAKEUP	The return signal input pin from a hibernation state	83	55	55	L12

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
I <sup>2</sup> S 0	I2SMCLK0_0	I <sup>2</sup> S ch.0 external clock pin	6	2	2	C3
	I2SDO0_0	I <sup>2</sup> S ch.0 serial transition data output pin	7	3	3	C2
	I2SWS0_0	I <sup>2</sup> S ch.0 frame synchronization signal pin	8	4	4	D3
	I2SDI0_0	I <sup>2</sup> S ch.0 serial received data input pin	9	5	5	D2
	I2SCK0_0	I <sup>2</sup> S ch.0 bit clock pin	10	6	6	D1
I <sup>2</sup> S 1	I2SMCLK1_0	I <sup>2</sup> S ch.1 external clock pin	51	33	33	M3
	I2SDO1_0	I <sup>2</sup> S ch.1 serial transition data output pin	52	34	34	L4
	I2SWS1_0	I <sup>2</sup> S ch.1 frame synchronization signal pin	53	35	35	M4
	I2SDI1_0	I <sup>2</sup> S ch.1 serial received data input pin	54	36	36	K5
	I2SCK1_0	I <sup>2</sup> S ch.1 bit clock pin	55	37	37	L5
GDC Hi-Speed Quad SPI	GE_SPCK	SPI clock output pin	34	20	-	J1
	GE_SPDQ0	SPI data input / output pin	35	21	-	K1
	GE_SPDQ1		38	24	-	J2
	GE_SPDQ2		39	25	-	J3
	GE_SPDQ3		36	22	-	H2
	GE_SPCSX_0		SPI chip select output pin	37	23	-
GDC HyperBus I/F	GE_HBCK	HBI clock output pin	34	20	-	J1
	GE_HBDQ0	HBI data input / output pin	36	22	-	H2
	GE_HBDQ1		37	23	-	H3
	GE_HBDQ2		38	24	-	J2
	GE_HBDQ3		39	25	-	J3
	GE_HBDQ4		40	26	-	K2
	GE_HBDQ5		41	27	-	K3
	GE_HBDQ6		42	28	-	L2
	GE_HBDQ7		43	29	-	L3
	GE_HBCSX_0		HBI chip select pin	35	21	-
	GE_HBCSX_1	12		8	-	E4
	GE_HBRWDS	HBI RWDS input / output pin	33	19	-	G2
	GE_HBRESETX	HBI hardware reset output pin	25	15	-	F3
	GE_HBINTX	HBI interrupt input pin	26	16	-	F2
	GE_HBRSTOX	HBI reset input pin	27	17	-	F1
GE_HBWPX	HBI write protect output pin	28	18	-	G3	

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
GDC Panel	PNL_DCLK	GDC clock output pin	67	45	45	K8
	PNL_DEN	GDC data enable output pin (blanking signal)	68	46	46	L8
	PNL_PWE	GDC power enable control output pin	66	44	44	L7
	PNL_LE	GDC line end output pin	69	47	47	K9
	PNL_LH_SYNC	GDC horizontal synchronization output pin	70	48	48	L9
	PNL_FV_SYNC	GDC vertical synchronization output pin	71	49	49	L10
	PNL_PD0	GDC panel data output pin	165	113	113	C4
	PNL_PD1		164	112	112	B5
	PNL_PD2		163	111	111	C5
	PNL_PD3		162	110	110	A6
	PNL_PD4		161	109	109	B6
	PNL_PD5		160	108	108	C6
	PNL_PD6		158	106	106	B7
	PNL_PD7		157	105	105	C7
	PNL_PD8		156	104	104	A8
	PNL_PD9		155	103	103	B8
	PNL_PD10		154	102	102	C8
	PNL_PD11		153	101	101	A9
	PNL_PD12		152	100	100	B9
	PNL_PD13		151	99	99	C9
	PNL_PD14		150	98	98	D9
	PNL_PD15		149	97	97	C10
	PNL_PD16		131	89	89	C13
	PNL_PD17		130	88	88	C12
	PNL_PD18		125	87	87	D13
	PNL_PD19		124	86	86	D12
	PNL_PD20		123	85	85	D11
	PNL_PD21		122	84	84	D10
	PNL_PD22		121	83	83	E13
	PNL_PD23	120	82	82	E12	
	PNL_TSIG0	GDC timing generator for panel control	70	48	48	L9
	PNL_TSIG1		71	49	49	L10
	PNL_TSIG2		68	46	46	L8
PNL_TSIG3	69		47	47	K9	
PNL_TSIG4	66		44	44	L7	
PNL_TSIG5	130		88	88	C12	
PNL_TSIG6	125		87	87	D13	
PNL_TSIG7	124		86	86	D12	
PNL_TSIG8	123		85	85	D11	
PNL_TSIG9	122		84	84	D10	
PNL_TSIG10	121		83	83	E13	
PNL_TSIG11	120	82	82	E12		






Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
GDC SDRAM-IF (176pin only)	GE_SDA0	SDRAM-IF address output pin	144	-	-	-
	GE_SDA1		138	-	-	-
	GE_SDA2		137	-	-	-
	GE_SDA3		136	-	-	-
	GE_SDA4		135	-	-	-
	GE_SDA5		134	-	-	-
	GE_SDA6		129	-	-	-
	GE_SDA7		128	-	-	-
	GE_SDA8		127	-	-	-
	GE_SDA9		126	-	-	-
	GE_SDA10		115	-	-	-
	GE_SDA11	114	-	-	-	
	GE_SDBA0	SDRAM-IF bank address output pin	113	-	-	-
	GE_SDBA1		112	-	-	-
	GE_SDCASX	SDRAM-IF column active output pin	168	-	-	-
	GE_SDRASX	SDRAM-IF row active output pin	167	-	-	-
	GE_SDWEX	SDRAM-IF write enable output pin	166	-	-	-
	GE_SDCKE	SDRAM-IF clock enable output pin	2	-	-	-
	GE_SDCLK	SDRAM-IF clock output pin	3	-	-	-
	GE_SDCSX	SDRAM-IF chip select output pin	169	-	-	-
	GE_SDDQ0	SDRAM-IF data input / output pin	99	-	-	-
	GE_SDDQ1		98	-	-	-
	GE_SDDQ2		97	-	-	-
	GE_SDDQ3		96	-	-	-
	GE_SDDQ4		95	-	-	-
	GE_SDDQ5		94	-	-	-
	GE_SDDQ6		77	-	-	-
	GE_SDDQ7		76	-	-	-
	GE_SDDQ8		75	-	-	-
	GE_SDDQ9		74	-	-	-
	GE_SDDQ10		73	-	-	-
	GE_SDDQ11		72	-	-	-
	GE_SDDQ12		59	-	-	-
GE_SDDQ13	58		-	-	-	
GE_SDDQ14	57		-	-	-	
GE_SDDQ15	56		-	-	-	
GE_SDDQ16	50		-	-	-	
GE_SDDQ17	49		-	-	-	
GE_SDDQ18	48		-	-	-	
GE_SDDQ19	47		-	-	-	
GE_SDDQ20	32		-	-	-	
GE_SDDQ21	31		-	-	-	
GE_SDDQ22	30		-	-	-	
GE_SDDQ23	29	-	-	-		



Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
GDC SDRAM-IF (176pin only)	GE_SDDQ24	SDRAM-IF data input / output pin	18	-	-	-
	GE_SDDQ25		17	-	-	-
	GE_SDDQ26		16	-	-	-
	GE_SDDQ27		15	-	-	-
	GE_SDDQ28		14	-	-	-
	GE_SDDQ29		13	-	-	-
	GE_SDDQ30		5	-	-	-
	GE_SDDQ31		4	-	-	-
	GE_SDDQM0		SDRAM-IF input / output mask pin	148	-	-
	GE_SDDQM1	147		-	-	-
	GE_SDDQM2	146		-	-	-
	GE_SDDQM3	145		-	-	-
	RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	78	50	50
MODE	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	84	56	56	M12
	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	85	57	57	M11
POWER	VCC	Power supply Pin	1	1	1	C1
			23	13	13	G1
			44	30	30	L1
			62	40	40	N4
			89	61	61	L13
			133	91	91	A12
GND	VSS	GND Pin	173	117	117	A4
			24	14	14	H1
			45	31	31	M1
			61	39	39	N3
			88	60	60	M13
			132	90	90	B13
CLOCK	X0	Main clock (oscillation) input pin	86	58	58	N11
	X0A	Sub clock (oscillation) input pin	79	51	51	N7
	X1	Main clock (oscillation) I/O pin	87	59	59	N12
	X1A	Sub clock (oscillation) I/O pin	80	52	52	N9
	CROUT_0	Built-in high-speed CR-osc clock output port	52	34	34	L4
	CROUT_1		64	42	42	N5
Analog POWER	AVCC	A/D converter analog power supply pin	90	62	62	K13
	AVRL	A/D converter analog reference voltage input pin	92	64	64	J13
	AVRH	A/D converter analog reference voltage input pin	93	65	65	J12

Module	Pin Name	Function	Pin No.			
			LQFP-176	LQFP-120	LQFP-120 (S6E2D55GJA)	BGA-161
VBAT POWER	VBAT	VBAT power supply pin. Backup power supply (battery etc.) and system power supply.	81	53	53	M9
Analog GND	AVSS	A/D converter and D/A converter GND pin	91	63	63	K12
C Pin	C	Power supply stabilization capacity pin	60	38	38	N2



## 7. I/O Circuit Type

Type	Circuit	Remarks
A	<p>The diagram shows two I/O pins, X1 and X0. Each pin is connected to a pull-up resistor R. X1 is connected to a P-ch MOSFET and an N-ch MOSFET. X0 is connected to a P-ch MOSFET and an N-ch MOSFET. The circuit includes digital input and output buffers, standby mode control logic, and a clock input.</p>	<p>It is possible to select the main oscillation / GPIO function</p> <p>When the main oscillation is selected.</p> <ul style="list-style-type: none"> <li>• Oscillation feedback resistor : Approximately 1 MΩ</li> <li>• With Standby mode control</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>• CMOS level output.</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -2 \text{ mA}</math>, <math>I_{OL} = 2 \text{ mA}</math></li> </ul>
B	<p>The diagram shows a digital input pin with a pull-up resistor and a hysteresis input.</p>	<ul style="list-style-type: none"> <li>• CMOS level hysteresis input</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> </ul>

Type	Circuit	Remarks
C		<ul style="list-style-type: none"> <li>• Open drain output</li> <li>• CMOS level hysteresis input</li> </ul>
D		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> </ul>
E		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -2 \text{ mA}</math>, <math>I_{OL} = 2 \text{ mA}</math></li> </ul>

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With input control</li> <li>• Analog input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -2 \text{ mA}</math>, <math>I_{OL} = 2 \text{ mA}</math></li> </ul>
G		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -8 \text{ mA}</math>, <math>I_{OL} = 8 \text{ mA}</math></li> </ul>

Type	Circuit	Remarks
H		<p>It is possible to select the USB I/O / GPIO function.</p> <p>When the USB I/O is selected.</p> <ul style="list-style-type: none"> <li>• Full-speed, Low-speed control</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With standby mode control</li> <li>• <math>I_{OH} = -20.5 \text{ mA}</math>, <math>I_{OL} = 18.5 \text{ mA}</math></li> </ul>
I		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• 5 V tolerant</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> <li>• Available to control of PZR registers.</li> </ul>
J		<ul style="list-style-type: none"> <li>• CMOS level hysteresis input</li> </ul>

Type	Circuit	Remarks
K	 <p>             P-ch              Digital output              N-ch              Digital output              Pull-up resistor control              Digital input              Standby mode control         </p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 33 kΩ</li> <li>• IOH = -11 mA, IOL = 11 mA</li> </ul>
L	 <p>             P-ch              Digital output              N-ch              Digital output              Pull-up resistor control              Digital input (TTL)              Digital input (CMOS)              Standby mode control         </p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• TTL level hysteresis input : SDRAM-IF Data Input only</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 33 kΩ</li> <li>• IOH = -11 mA, IOL = 11 mA</li> </ul>



Type	Circuit	Remarks
N		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• 5 V tolerant</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -3 \text{ mA}</math>, <math>I_{OL} = 3 \text{ mA}</math> (GPIO)</li> <li>• <math>I_{OL} = 20 \text{ mA}</math> (Fast Mode Plus)</li> <li>• Available to control of PZR registers.</li> </ul>
O		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• 5 V tolerant</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -2 \text{ mA}</math>, <math>I_{OL} = 2 \text{ mA}</math></li> <li>• Please refer to the "VBAT domain" setting of IO in of the Peripheral Manual main part (MN709-00001).</li> </ul>
P		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• Please refer to the VBAT domain setting of IO in of the Peripheral Manual main part (MN709-00001).</li> </ul>

Type	Circuit	Remarks
Q	<p>The diagram for Type Q shows a multiplexer-like structure where a single input line (X1A) is routed to different functions. The functions are: Digital input (via resistor R and an AND gate), Sub OSC/ GPIO select (via an inverter), OSC (via a feedback resistor), Sub OSC enable (via a switch and resistor RX, and an OR gate), and Clock input (via an AND gate).</p>	<p>It is possible to select the sub oscillation / GPIO function</p> <p>When the sub oscillation is selected.</p> <ul style="list-style-type: none"> <li>• Oscillation feedback resistor : Approximately 12 MΩ</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>• CMOS level output.</li> </ul> <p>• Please refer to the VBAT domain setting of IO in the Peripheral Manual main part (MN709-00001) .</p>
R	<p>The diagram for Type R shows a multiplexer-like structure where a single input line is routed to different functions. The functions are: Digital output (via P-ch and N-ch transistors), Digital input (via resistor R and an AND gate), Standby mode control (via an AND gate), Analog input (via an inverter and a buffer), and Input control (via a buffer).</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With input control</li> <li>• Analog input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 80 kΩ</li> <li>• <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> </ul>

## 8. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

### 8.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### **Absolute Maximum Ratings**

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### **Recommended Operating Conditions**

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### **Processing and Protection of Pins**

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

**Latch-up**

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNP junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
2. Be sure that abnormal current flows do not occur during the power-on sequence.

**Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

**Fail-Safe Design**

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

**Precautions Related to Usage of Devices**

SpanSion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

## 8.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under SpanSion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

**Lead Insertion Type**

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to SpanSion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.  
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
3. When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).  
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 8.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of SpanSion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL.

<http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf>

## 9. Handling Devices

### Power Supply Pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each POWER pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1  $\mu\text{F}$  be connected as a bypass capacitor between VCC and VSS near this device.

### Power Supply Pins

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the VCC power supply voltage. As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard VCC value, and the transient fluctuation rate does not exceed 0.1 V/ $\mu\text{s}$  at a momentary fluctuation such as switching the power supply.

### Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

### Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption.


The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

- Surface mount type
  - Size : More than 3.2 mm  $\times$  1.5 mm
  - Load capacitance : Approximately 6 pF to 7 pF
- Lead type
  - Load capacitance : Approximately 6 pF to 7 pF

### Using an External Clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.



### Handling when Using Multi-Function Serial Pin as I<sup>2</sup>C Pin


If it is using the multi-function serial pin as I<sup>2</sup>C pins, P-ch transistor of digital output is always disabled.

However, I<sup>2</sup>C pins need to keep the electrical characteristic like other pins and not to connect to the external I<sup>2</sup>C bus system with power OFF.

### C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C<sub>S</sub>) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7 μF would be recommended for this series.



### Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.



### Notes on Power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on : VBAT → VCC  
 VCC → AVCC → AVRH  
 Turning off : VCC → VBAT  
 AVRH → AVCC → VCC

### Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

### Differences in Features among the Products with Different Memory Sizes and between Flash Products and MASK Products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

### Pull-Up Function of 5 V Tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.


### Pin Doubled as Debug Function

Please use as output only regarding the pin doubled as TDO/TMS/TDI/TCK/TRSTX, SWO/SWDIO/SWCLK. Don't use as input.

### S6E2D55GJA

S6E2D55GJA is, please do a correspondence shown below.

1. DNU0 / 1 terminal is short-circuited, please pull-up of about 10KΩ.



2. Please do not connect the open end NC terminal.


3. Please have the following port settings.

PFR7: bit6=0, bit10=0  
 PDOR7: bit6=0, bit10=0  
 DDR7: bit6=1, bit10=1

See CHAPTER 12: I/O PORT in FM4 Family Peripheral Manual Main part (MN709-00001) for the details.

4. Please connect a bypass capacitor as close as possible to GND on the board VCC and pin number 22.

### 10. Block Diagram




## 11. Memory Size

See Memory size in 3. Product Lineup to confirm the memory size.

## 12. Memory Map

### Memory Map



**Peripheral Address Map**

Start address	End address	Bus	Peripherals	
0x4000_0000	0x4000_0FFF	AHB	MainFlash I/F register	
0x4000_1000	0x4000_FFFF		Reserved	
0x4001_0000	0x4001_0FFF	APB0	Clock/Reset Control	
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer	
0x4001_2000	0x4001_2FFF		Software Watchdog timer	
0x4001_3000	0x4001_4FFF		Reserved	
0x4001_5000	0x4001_5FFF		Dual-Timer	
0x4001_6000	0x4001_FFFF		Reserved	
0x4002_0000	0x4002_0FFF		APB1	Multi-function timer unit0
0x4002_1000	0x4002_3FFF			Reserved
0x4002_4000	0x4002_4FFF	PPG		
0x4002_5000	0x4002_5FFF	Base Timer		
0x4002_6000	0x4002_6FFF	Quadrature Position/Revolution Counter		
0x4002_7000	0x4002_7FFF	A/D Converter		
0x4002_8000	0x4002_DFFF	Reserved		
0x4002_E000	0x4002_EFFF	Internal CR trimming		
0x4002_F000	0x4002_FFFF	Reserved		
0x4003_0000	0x4003_0FFF	APB2	External Interrupt Controller	
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function	
0x4003_2000	0x4003_4FFF		Reserved	
0x4003_5000	0x4003_57FF		Low Voltage Detector	
0x4003_5800	0x4003_5FFF		Deep standby mode Controller	
0x4003_6000	0x4003_6FFF		USB clock generator	
0x4003_7000	0x4003_7FFF		CAN prescaler	
0x4003_8000	0x4003_8FFF		Multi-function serial Interface	
0x4003_9000	0x4003_9FFF		CRC	
0x4003_A000	0x4003_AFFF		Watch Counter	
0x4003_B000	0x4003_BFFF		RTC/PortCtrl	
0x4003_C000	0x4003_C0FF		Low-speed CR Prescaler	
0x4003_C100	0x4003_C7FF		Peripheral Clock Gating	
0x4003_C800	0x4003_CFFF		Reserved	
0x4003_D000	0x4003_D0FF		I2S Prescaler	
0x4003_D100	0x4003_DFFF		GDC Prescaler	
0x4003_E000	0x4003_EFFF		Reserved	
0x4003_F000	0x4003_FFFF		External Memory interface	
0x4004_0000	0x4004_FFFF		AHB	USB ch.0
0x4005_0000	0x4005_FFFF			Reserved
0x4006_0000	0x4006_0FFF	DMAC register		
0x4006_1000	0x4006_1FFF	DSTC register		
0x4006_2000	0x4006_BFFF	Reserved		
0x4006_C000	0x4006_CFFF	I2S		
0x4006_D000	0x4006_DFFF	Reserved		
0x4006_E000	0x4006_EFFF	Reserved		
0x4006_F000	0x4006_FFFF	GPIO		
0x4007_0000	0x4007_FFFF	CAN-FD		
0x4008_0000	0x4008_0FFF	Programmable-CRC		
0x4008_1000	0x41FF_FFFF	Reserved		
0xB000_0000	0xDFFF_FFFF	AHB	GDC unit	

## 13. Pin Status In Each CPU State

The terms used for pin status have the following meanings.

- INITX=0  
This is the period when the INITX pin is the L level.
- INITX=1  
This is the period when the INITX pin is the H level.
- SPL=0  
This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 0.
- SPL=1  
This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 1.
- Input enabled  
Indicates that the input function can be used.
- Internal input fixed at 0  
This is the status that the input function cannot be used. Internal input is fixed at L.
- Hi-Z  
Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.
- Setting disabled  
Indicates that the setting is disabled.
- Maintain previous state  
Maintains the state that was immediately prior to entering the current mode.  
If a built-in peripheral function is operating, the output follows the peripheral function.  
If the pin is being used as a port, that output is maintained.
- Analog input is enabled  
Indicates that the analog input is enabled.
- Trace output  
Indicates that the trace function can be used.
- GPIO selected  
In Deep standby mode, pins switch to the general-purpose I/O port.
- Setting prohibition  
Prohibition of a setting by specification limitation.

List of Pin Status

Pin status Type	Function Group	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or SLEEP Mode State	Timer Mode RTC Mode or STOP Mode State		Deep Standby RTC Mode or Deep Standby STOP Mode State		Return from Deep Standby Mode State
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
A	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
B	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state/ When oscillation stops*1,Hi-Z / Internal input fixed at "0"					
C	INITX input pin	Pull-up / input enabled	Pull-up / input enabled	Pull-up / input enabled	Pull-up / input enabled	Pull-up / input enabled	Pull-up / input enabled	Pull-up / input enabled	Pull-up / input enabled	Pull-up / input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled

Pin status Type	Function Group	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or SLEEP Mode State	Timer Mode RTC Mode or STOP Mode State		Deep Standby RTC Mode or Deep Standby STOP Mode State		Return from Deep Standby Mode State		
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable		
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1		
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-		
E	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled		
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / input enabled	GPIO selected	Hi-Z / input enabled	GPIO selected		
F	NMIX selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	Maintain previous state		
	Resource other than above selected	Hi-Z	Hi-Z / input enabled	Hi-Z / input enabled			Hi-Z / Internal input fixed at "0"			GPIO selected		
	GPIO selected											
G	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state		
	GPIO selected	Setting disabled	Setting disabled	Setting disabled			Hi-Z / Internal input fixed at "0"			GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
H	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state		
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled			Hi-Z / Internal input fixed at "0"			GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected											
I	Resource selected	Hi-Z	Hi-Z / input enabled	Hi-Z / input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected		
	GPIO selected											

Pin status Type	Function Group	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or SLEEP Mode State	Timer Mode RTC Mode or STOP Mode State		Deep Standby RTC Mode or Deep Standby STOP Mode State		Return from Deep Standby Mode State	
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1	
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-	
K	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected	
	Resource other than above selected	Hi-Z	Hi-Z / input enabled	Hi-Z / input enabled			Hi-Z / Internal input fixed at "0"				
	GPIO selected										
L	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	
	Resource other than above selected		Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected										



Pin status Type	Function Group	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or SLEEP Mode State	Timer Mode RTC Mode or STOP Mode State		Deep Standby RTC Mode or Deep Standby STOP Mode State		Return from Deep Standby Mode State
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
M	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Resource other than above selected						Hi-Z / Internal input fixed at "0"			
	GPIO selected									
N	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	1GPIO selected
	Resource other than above selected						Hi-Z / Internal input fixed at "0"			
	GPIO selected									

Pin status Type	Function Group	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or SLEEP Mode State	Timer Mode RTC Mode or STOP Mode State		Deep Standby RTC Mode or Deep Standby STOP Mode State		Return from Deep Standby Mode State
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
O	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	External interrupt enabled selected						Maintain previous state			
	Resource other than above selected						Hi-Z / Internal input fixed at "0"			
	GPIO selected									
P	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	WKUP input enabled
	Resource other than above selected	Hi-Z	Hi-Z / input enabled	Hi-Z / input enabled			Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected									

Pin status Type	Function Group	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or SLEEP Mode State	Timer Mode RTC Mode or STOP Mode State		Deep Standby RTC Mode or Deep Standby STOP Mode State		Return from Deep Standby Mode State
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
Q	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	WKUP input enabled
	External interrupt enabled selected							GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Resource other than above selected	Hi-Z	Hi-Z / input enabled	Hi-Z / input enabled						
	GPIO selected									
R	GPIO selected	Hi-Z	Hi-Z / input enabled	Hi-Z / input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Hi-Z at transmission/ Input enabled/ Internal input fixed at "0" at reception	Hi-Z at transmission/ Input enabled/ Internal input fixed at "0" at reception	Hi-Z / input enabled	Hi-Z / input enabled	Hi-Z / input enabled	Hi-Z / input enabled

\*1: Oscillation is stopped at Sub timer mode, sub CR timer mode, RTC mode, STOP mode, Deep standby RTC mode, and Deep standby STOP mode.

\*2: Maintain previous state at timer mode. GPIO selected Internal input fixed at 0 at RTC mode, STOP mode.

\*3: Maintain previous state at timer mode. Hi-Z/Internal input fixed at 0 at RTC mode, STOP mode.

List of VBAT Domain Pin Status

VBAT Pin Status Type	Function Group	VBAT Power-on Reset	INITX Input State	Device Internal Reset State	Run Mode or SLEEP Mode State	Timer Mode RTC Mode or STOP Mode State		Deep Standby RTC Mode or Deep Standby STOP Mode State		Return from Deep Standby Mode State	VBAT RTC Mode State	Return from VBAT RTC Mode State
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable	Power Supply Stable	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1	-	-
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-	-	-
S	GPIO selected	Setting disabled	Internal input fixed at "0"	Internal input fixed at "0"	Input enable	Input enable	Input enable	Input enable	Input enable	Input enable	Setting prohibition	-
	Sub crystal oscillator input pin / External sub clock input selected	Input enable	Input enable	Input enable	Input enable	Input enable	Input enable	Input enable	Input enable	Input enable	Maintain previous state	Maintain previous state
T	GPIO selected	Setting disabled	Internal input fixed at "0"	Internal input fixed at "0"	Input enable	Input enable	Input enable	Input enable	Input enable	Input enable	Setting prohibition	-
	External sub clock input selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	Sub crystal oscillator output pin	Hi-Z	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state / When oscillation stops, Hi-Z*	Maintain previous state / When oscillation stops, Hi-Z*	Maintain previous state / When oscillation stops, Hi-Z*	Maintain previous state / When oscillation stops, Hi-Z*	Maintain previous state	Maintain previous state	Maintain previous state
U	Resource selected	Hi-Z	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected											

\*: When the SOSCNTL bit in the WTOSCCNT Register is 0, Sub crystal oscillator output pin is maintain previous state.  
 When the SOSCNTL bit in the WTOSCCNT Register is 1, Oscillation is stopped at STOP mode and Deep standby STOP mode

## 14. Electrical Characteristics

### 14.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage *1, *2	$V_{CC}$	$V_{SS} - 0.5$	$V_{SS} + 4.6$	V	
Power supply voltage (VBAT) *1, *3	$V_{BAT}$	$V_{SS} - 0.5$	$V_{SS} + 4.6$	V	
Analog power supply voltage *1, *4	$AV_{CC}$	$V_{SS} - 0.5$	$V_{SS} + 4.6$	V	
Analog reference voltage *1, *4	AVRH	$V_{SS} - 0.5$	$V_{SS} + 4.6$	V	
Input voltage *1	$V_I$	$V_{SS} - 0.5$	$V_{CC} + 0.5$ ( $\leq 4.6V$ )	V	
		$V_{SS} - 0.5$	$V_{SS} + 6.5$	V	5 V tolerant
Analog pin input voltage *1	$V_{IA}$	$V_{SS} - 0.5$	$AV_{CC} + 0.5$ ( $\leq 4.6V$ )	V	
Output voltage *1	$V_O$	$V_{SS} - 0.5$	$V_{CC} + 0.5$ ( $\leq 4.6V$ )	V	
"L" level maximum output current *5	$I_{OL}$	-	10	mA	2 mA type
			20	mA	4 mA type
			20	mA	8 mA type
			20	mA	11 mA type
			22.4	mA	I <sup>2</sup> C Fm+
"L" level average output current *6	$I_{OLAV}$	-	2	mA	2 mA type
			4	mA	4 mA type
			8	mA	8 mA type
			11	mA	11 mA type
			20	mA	I <sup>2</sup> C Fm+
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total maximum output current *7	$\sum I_{OLAV}$	-	50	mA	
"H" level maximum output current *5	$I_{OH}$	-	- 10	mA	2 mA type
			-20	mA	4 mA type
			- 20	mA	8 mA type
			- 20	mA	11 mA type
"H" level average output current *6	$I_{OHAV}$	-	- 2	mA	2 mA type
			-4	mA	4 mA type
			- 8	mA	8 mA type
			- 11	mA	11 mA type
"H" level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
"H" level total average output current *7	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	$P_D$	-	200	mW	
Storage temperature	$T_{STG}$	- 55	+ 150	°C	

\*1: These parameters are based on the condition that  $V_{SS} = AV_{SS} = 0.0$  V.

\*2:  $V_{CC}$  must not drop below  $V_{SS} - 0.5$  V.

\*3:  $V_{BAT}$  must not drop below  $V_{SS} - 0.5$  V.

\*4: Ensure that the voltage does not exceed  $V_{CC} + 0.5$  V, for example, when the power is turned on.

\*5: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

\*6: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

\*7: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100ms.

**WARNING:**

- *Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.*

## 14.2 Recommended Operating Conditions

Parameter	Symbol	Conditions	Value		Unit	Remarks
			Min	Max		
Power supply voltage	V <sub>CC</sub>	-	3.0	3.6	V	*1
			2.7 *5	3.6		*2
Power supply voltage (VBAT)	V <sub>BAT</sub>	-	1.65	3.6	V	
Analog power supply voltage	AV <sub>CC</sub>	-	2.7	3.6	V	AV <sub>CC</sub> = V <sub>CC</sub>
Analog reference voltage	AVRH	-	*4	AV <sub>CC</sub>	V	
Operating temperature	Junction temperature	T <sub>J</sub>	-40	+ 125	°C	
	Ambient temperature	T <sub>A</sub>	-40	*3	°C	

\*1: When using the GDC part .

When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

\*2: When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80).

\*3: The maximum temperature of the ambient temperature (T<sub>A</sub>) can guarantee a range that does not exceed the junction temperature (T<sub>J</sub>).

The calculation formula of the ambient temperature (T<sub>A</sub>) is shown below.

$$T_A(\text{Max}) = T_J(\text{Max}) - P_d(\text{Max}) \times \theta_{JA}$$

P<sub>d</sub> : Power dissipation (W)

θ<sub>JA</sub> : Package thermal resistance (°C/W)

$$P_d(\text{Max}) = V_{CC} \times I_{CC}(\text{Max}) + \sum (I_{OL} \times V_{OL}) + \sum ((V_{CC} - V_{OH}) \times (-I_{OH}))$$

I<sub>OL</sub> : "L" level output current

I<sub>OH</sub> : "H" level output current

V<sub>OL</sub> : "L" level output voltage

V<sub>OH</sub> : "H" level output voltage

Package thermal resistance and maximum permissible power for each package are shown below.

The operation is guaranteed maximum permissible power or less for semiconductor devices.

\*4: The minimum value of Analog reference voltage depends on the value of compare clock cycle (t<sub>CCK</sub>). See 5. 12-bit A/D Converter for the details.

\*5: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.

Package thermal resistance and maximum permissible power for each package are shown below. The operation is guaranteed maximum permissible power or less for semiconductor devices.

**Table14-1 Table for Package Thermal Resistance and Maximum Permissible Power**

Package	Printed Circuit Board	Thermal Resistance $\theta_{JA}$ (°C/W)	Maximum Permissible Power (mW)	
			T <sub>A</sub> = +85°C	T <sub>A</sub> = +105°C
LQFP:FPT-120P-M21 (0.5mm pitch)	4 layers	38	1053	526
LQFP:FPT-120P-M21 *	4 layers	39	1026	513
LQFP:FPT-176P-M07 (0.5mm pitch)	4 layers	35	1143	571
BGA:TBD(161pin) (0.5mm pitch)	4 layers	35	1143	571

\*: When S6E2D55GJA product.

**Notes:**

1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
2. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
3. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
4. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



### Calculation Method of Power Dissipation (Pd)

The power dissipation is shown in the following formula.

$$P_d = V_{CC} \times I_{CC} + \sum (I_{OL} \times V_{OL}) + \sum ((V_{CC} - V_{OH}) \times (-I_{OH}))$$

$I_{OL}$ : L level output current  
 $I_{OH}$ : H level output current  
 $V_{OL}$ : L level output voltage  
 $V_{OH}$ : H level output voltage

$I_{CC}$  is a current consumed in device.

It can be analyzed as follows.

$$I_{CC} = I_{CC}(\text{INT}) + \sum I_{CC}(\text{IO})$$

$I_{CC}(\text{INT})$ : Current consumed in internal logic and memory, etc. through regulator

$\sum I_{CC}(\text{IO})$ : Sum of current (I/O switching current) consumed in output pin

For  $I_{CC}(\text{INT})$ , it can be anticipated by (1) Current Rating in 3. DC Characteristics (This rating value does not include  $I_{CC}(\text{IO})$  for a value at pin fixed).

For  $I_{CC}(\text{IO})$ , it depends on system used by customers.

The calculation formula is shown below.

$$I_{CC}(\text{IO}) = (C_{\text{INT}} + C_{\text{EXT}}) \times V_{CC} \times f_{\text{SW}}$$

$C_{\text{INT}}$  : Pin internal load capacitance  
 $C_{\text{EXT}}$  : External load capacitance of output pin  
 $f_{\text{SW}}$  : Pin switching frequency

Parameter	Symbol	Conditions	Capacitance Value
Pin internal load capacitance	$C_{\text{INT}}$	2 mA type	1.93 pF
		4 mA type	3.45 pF
		8 mA type	3.42 pF

Calculate  $I_{CC}(\text{Max})$  as follows when the power dissipation can be evaluated by yourself.


Measure current value  $I_{CC}(\text{Typ})$  at normal temperature (+25°C).

Add maximum leak current value  $I_{CC}(\text{leak\_max})$  at operating on a value in (1).

$$I_{CC}(\text{Max}) = I_{CC}(\text{Typ}) + I_{CC}(\text{leak\_max})$$

Parameter	Symbol	Conditions	Current Value
Maximum leak current at operating	$I_{CC}(\text{leak\_max})$	$T_J = +125\text{ }^\circ\text{C}$	TBD
		$T_J = +105\text{ }^\circ\text{C}$	TBD
		$T_J = +85\text{ }^\circ\text{C}$	TBD

**Current Explanation Diagram**



## 14.3 DC Characteristics

### 14.3.1 Current Rating

Table 14-2 Typical and maximum current consumption in Normal operation (PLL), code running from Flash memory (Flash accelerator mode and trace buffer function enabled)

Parameter	Symbol	Pin Name	Conditions	Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks
					Typ* <sup>1</sup>	Max* <sup>2</sup>		
Power supply current	I <sub>cc</sub>	VCC	Normal operation *6,*7 (PLL)	*5	160 MHz	182	TBD	*3 When all peripheral clocks are ON GDC clock 160 MHz
					144 MHz	176	TBD	
					120 MHz	167	TBD	
					100 MHz	159	TBD	
					80 MHz	151	TBD	
					60 MHz	143	TBD	
					40 MHz	136	TBD	
					20 MHz	128	TBD	
					8 MHz	123	TBD	
			4 MHz	122	TBD			
			Normal operation , *6,*7 (PLL)	*5	160 MHz	43	TBD	*3 When all peripheral clocks are OFF
					144 MHz	39	TBD	
					120 MHz	34	TBD	
					100 MHz	29	TBD	
					80 MHz	24	TBD	
					60 MHz	20	TBD	
					40 MHz	15	TBD	
					20 MHz	10	TBD	
8 MHz	7	TBD						
4 MHz	6	TBD						

\*1: T<sub>A</sub>=+25°C, V<sub>CC</sub>=3.3 V

\*2: T<sub>J</sub>=+125°C, V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2

\*5: When operating flash accelerator mode and trace buffer function (FRWTR.RWT = 10, BFCR.BE = 1)

\*6: Data access is nothing to main flash memory

\*7: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

**Table 14-3 Typical and maximum current consumption in Normal operation (PLL), code with data accessing running from Flash memory (Flash accelerator mode and trace buffer function disabled)**

Parameter	Symbol	Pin Name	Conditions	Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks	
					Typ* <sup>1</sup>	Max* <sup>2</sup>			
Power supply current	I <sub>CC</sub>	VCC	Normal operation *6,*7 (PLL)	*5	160 MHz	185	TBD	mA	*3 When all peripheral clocks are ON GDC clock 160 MHz
					144 MHz	179	TBD	mA	
					120 MHz	169	TBD	mA	
					100 MHz	161	TBD	mA	
					80 MHz	154	TBD	mA	
					60 MHz	146	TBD	mA	
					40 MHz	138	TBD	mA	
					20 MHz	130	TBD	mA	
					8 MHz	125	TBD	mA	
			4 MHz	124	TBD	mA			
			Normal operation *6,*7 (PLL)	*5	160 MHz	45	TBD	mA	*3 When all peripheral clocks are OFF
					144 MHz	41	TBD	mA	
					120 MHz	36	TBD	mA	
					100 MHz	31	TBD	mA	
					80 MHz	26	TBD	mA	
					60 MHz	22	TBD	mA	
					40 MHz	17	TBD	mA	
					20 MHz	12	TBD	mA	
8 MHz	10	TBD			mA				
4 MHz	9	TBD	mA						

\*1: T<sub>A</sub>=+25°C, V<sub>CC</sub>=3.3 V

\*2: T<sub>J</sub>=+125°C, V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: Frequency is a value of HCLK. PCLK0=PCLK2=HCLK/2, PCLK1=HCLK

\*5: When operating flash accelerator mode and trace buffer function (FRWTR.RWT = 10, BFCR.BE = 1)

\*6: With data access to a main flash memory.

\*7: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

**Table 14-4 Typical and maximum current consumption in Normal operation (PLL), code with data accessing running from Flash memory (flash 0 wait-cycle mode and read access 0 wait)**

Parameter	Symbol	Pin Name	Conditions	Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks
					Typ* <sup>1</sup>	Max* <sup>2</sup>		
Power supply current	I <sub>CC</sub>	VCC	Normal operation , *6,*7 (PLL)	*5	72 MHz	168	TBD	*3 When all peripheral clocks are ON GDC clock 160 MHz
					60 MHz	161	TBD	
					48 MHz	154	TBD	
					36 MHz	147	TBD	
					24 MHz	140	TBD	
					12 MHz	133	TBD	
					8 MHz	131	TBD	
					4 MHz	128	TBD	
				*5	72 MHz	41	TBD	*3 When all peripheral clocks are OFF
					60 MHz	36	TBD	
					48 MHz	32	TBD	
					36 MHz	27	TBD	
					24 MHz	23	TBD	
					4 MHz	15	TBD	

\*1: T<sub>A</sub>=+25°C, V<sub>CC</sub>=3.3 V

\*2: T<sub>J</sub>=+125°C, V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK

\*5: When operating flash 0 wait-cycle mode and read access 0 wait (FRWTR.RWT = 00, FBFCR.SD = 000)

\*6: With data access to a main flash memory.

\*7: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

**Table 14-5 Typical and maximum current consumption in Normal operation (other than PLL), code with data accessing running from Flash memory (flash 0 wait-cycle mode and read access 0 wait)**

Parameter	Symbol	Pin Name	Conditions		Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks
						Typ* <sup>1</sup>	Max* <sup>2</sup>		
Power supply current	I <sub>CC</sub>	VCC	Normal operation, * <sup>6</sup> (built-in high-speed CR)	* <sup>5</sup>	4 MHz	110	TBD	mA	* <sup>3</sup> When all peripheral clocks are ON GDC clock 160 MHz
						4.1	TBD	mA	* <sup>3</sup> When all peripheral clocks are OFF
			Normal operation, * <sup>6</sup> ,* <sup>7</sup> (sub oscillation)	* <sup>5</sup>	32 kHz	0.7	TBD	mA	* <sup>3</sup> When all peripheral clocks are ON
						0.69	TBD	mA	* <sup>3</sup> When all peripheral clocks are OFF
			Normal operation, * <sup>6</sup> (built-in high-speed CR)	* <sup>5</sup>	100 kHz	0.74	TBD	mA	* <sup>3</sup> When all peripheral clocks are ON
						0.73	TBD	mA	* <sup>3</sup> When all peripheral clocks are OFF

\*1: T<sub>A</sub>=+25°C, V<sub>CC</sub>=3.3 V

\*2: T<sub>J</sub>=+125°C, V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2

\*5: When operating flash 0 wait-cycle mode and read access 0 wait (FRWTR.RWT = 00, FBFCR.SD = 000)

\*6: With data access to a main flash memory.

\*7: When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)

**Table 14-6 Typical and maximum current consumption in Sleep operation (PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2**

Parameter	Symbol	Pin Name	Conditions	Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks
					Typ* <sup>1</sup>	Max* <sup>2</sup>		
Power supply current	I <sub>CCS</sub>	VCC	SLEEP *5 operation (PLL)	160 MHz	103	TBD	mA	*3 When all peripheral clocks are ON GDC clock 160 MHz
				144 MHz	98	TBD	mA	
				120 MHz	91	TBD	mA	
				100 MHz	86	TBD	mA	
				80 MHz	80	TBD	mA	
				60 MHz	74	TBD	mA	
				40 MHz	69	TBD	mA	
				20 MHz	63	TBD	mA	
				8 MHz	59	TBD	mA	
			4 MHz	58	TBD	mA		
			SLEEP *5 operation (PLL)	160 MHz	24	TBD	mA	*3 When all peripheral clocks are OFF
				144 MHz	22	TBD	mA	
				120 MHz	19	TBD	mA	
				100 MHz	16	TBD	mA	
				80 MHz	14	TBD	mA	
				60 MHz	11	TBD	mA	
				40 MHz	9	TBD	mA	
				20 MHz	6	TBD	mA	
8 MHz	5	TBD		mA				
4 MHz	4	TBD	mA					

\*1: T<sub>A</sub>=+25°C, V<sub>CC</sub>=3.3 V\*2: T<sub>J</sub>=+125°C, V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2

\*5: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

**Table 14-7 Typical and maximum current consumption in Sleep operation (PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK**

Parameter	Symbol	Pin Name	Conditions	Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks
					Typ* <sup>1</sup>	Max* <sup>2</sup>		
Power supply current	I <sub>CCS</sub>	VCC	SLEEP * <sup>5</sup> operation (PLL)	72 MHz	84	TBD	mA	* <sup>3</sup> When all peripheral clocks are ON GDC clock 160 MHz
				60 MHz	80	TBD	mA	
				48 MHz	75	TBD	mA	
				36 MHz	71	TBD	mA	
				24 MHz	67	TBD	mA	
				12 MHz	63	TBD	mA	
				8 MHz	61	TBD	mA	
				4 MHz	60	TBD	mA	
				72 MHz	15	TBD	mA	* <sup>3</sup> When all peripheral clocks are OFF
				60 MHz	13	TBD	mA	
				48 MHz	12	TBD	mA	
				36 MHz	10	TBD	mA	
				24 MHz	8	TBD	mA	
				12 MHz	7	TBD	mA	
				8 MHz	6	TBD	mA	
				4 MHz	5	TBD	mA	

\*1: T<sub>A</sub>=+25°C, V<sub>CC</sub>=3.3 V

\*2: T<sub>J</sub>=+125°C, V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK

\*5: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)



**Table 14-8 Typical and maximum current consumption in Sleep operation (other than PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2**

Parameter	Symbol	Pin Name	Conditions	Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks
					Typ* <sup>1</sup>	Max* <sup>2</sup>		
Power supply current	I <sub>CCS</sub>	VCC	SLEEP operation (built-in high-speed CR)	4 MHz	56	TBD	mA	*3 When all peripheral clocks are ON GDC clock 160 MHz
					2	TBD	mA	*3 When all peripheral clocks are OFF
			SLEEP *5 operation (sub oscillation)	32 kHz	0.52	TBD	mA	*3 When all peripheral clocks are ON
					0.51	TBD	mA	*3 When all peripheral clocks are OFF
			SLEEP operation (built-in high-speed CR)	100 kHz	0.54	TBD	mA	*3 When all peripheral clocks are ON
					0.52	TBD	mA	*3 When all peripheral clocks are OFF

\*1: T<sub>A</sub>=+25°C, V<sub>CC</sub>=3.3 V

\*2: T<sub>J</sub>=+125°C, V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2

\*5: When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)

**Table 14-9 Typical and maximum current consumption in Stop mode, Timer mode and RTC mode**

Parameter	Symbol	Pin Name	Conditions	Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks
					Typ* <sup>1</sup>	Max* <sup>2</sup>		
Power supply current	I <sub>CCH</sub>	VCC	Stop mode	-	0.41	TBD	mA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+105°C
	I <sub>CCT</sub>		Timer mode (built-in high-speed CR)	4 MHz	1.14	TBD	mA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+105°C
			Timer mode *5 (sub oscillation)	32 kHz	0.43	TBD	mA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+105°C
			Timer mode (built-in low-speed CR)	100 kHz	0.43	TBD	mA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+105°C
	I <sub>CCR</sub>		RTC mode (sub oscillation)	32 kHz	0.41	TBD	mA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	mA	*3, *4 T <sub>A</sub> =+105°C

\*1: V<sub>CC</sub>=3.3 V

\*2: V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: When LVD is OFF

\*5: When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)

**Table 14-10 Typical and maximum current consumption in Deep Standby Stop mode, Deep Standby RTC mode and VBAT**

Parameter	Symbol	Pin Name	Conditions	Frequency* <sup>4</sup> (MHz)	Value		Unit	Remarks
					Typ* <sup>1</sup>	Max* <sup>2</sup>		
Power supply current	I <sub>CCHD</sub>	VCC	Deep Standby Stop mode (When RAM is OFF)	-	108	TBD	μA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+105°C
			Deep Standby Stop mode (When RAM is ON)	-	112	TBD	μA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+105°C
	I <sub>CCRD</sub>	VCC	Deep Standby RTC mode (When RAM is OFF)	32 kHz	109	TBD	μA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+105°C
			Deep Standby RTC mode (When RAM is ON)	32 kHz	113	TBD	μA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+105°C
	I <sub>CCVBAT</sub>	VBAT	RTC stop	-	0.009	TBD	μA	*3, *4, *5 T <sub>A</sub> =+25°C
					-	TBD	μA	*3, *4, *5 T <sub>A</sub> =+85°C
					-	TBD	μA	*3, *4, *5 T <sub>A</sub> =+105°C
			RTC *6 operation	-	1.0	TBD	μA	*3, *4 T <sub>A</sub> =+25°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+85°C
					-	TBD	μA	*3, *4 T <sub>A</sub> =+105°C

\*1: V<sub>CC</sub>=3.3 V

\*2: V<sub>CC</sub>=3.6 V

\*3: When all ports are fixed.

\*4: When LVD is OFF

\*5: When sub oscillation is OFF

\*6: When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)

**Table 14-11 Typical and maximum current consumption in Low-voltage detection circuit, Main flash memory write/erase**

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Low-voltage detection circuit (LVD) power supply current	I <sub>CC</sub> LVD	VCC	At operation	-	4	7	μA	For occurrence of interrupt
Main flash memory write/erase current	I <sub>CC</sub> FLASH		At Write/Erase	-	13.4	15.8	mA	

**Peripheral Current Dissipation**

Clock system	Peripheral	Unit	Frequency (MHz)			Unit	Remarks	
			40	80	160			
HCLK	GPIO	All ports	0.30	0.60	1.19	mA		
	DMAC	-	0.99	1.95	3.82			
	DSTC	-	0.41	0.83	1.61			
	External bus I/F	-	0.18	0.35	0.70			
	CAN-FD	1ch.	0.54	1.07	2.13			
	USB	1ch.	0.47	0.93	1.85			
	I <sup>2</sup> S	1ch.	0.36	0.71	1.42			
	Programmable CRC	-	0.04	0.09	0.18			
PCLK1	Base timer	4ch.	0.20	0.39	0.76	mA		
	Multi-functional timer/PPG	1unit/4ch.	0.61	1.21	2.40			
	Quadrature position/Revolution counter	1 unit	0.04	0.09	0.18			
	A/DC	1 unit	0.25	0.50	1.00			
PCLK2	Multi-function serial	1ch.	0.44	0.88	-	mA		
GECLK	GDC	GDC	1 unit	31	57	109	mA	
		Hi-Speed Quad SPI	1ch.	1.1	2.3	-		
		HyperBus I/F	1ch.	0.6	1.2	-		
		SDRAM-IF	1ch.	2.3	4.6	-		

## 14.3.2 Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = AV_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
H level input voltage (hysteresis input)	$V_{IHS}$	CMOS hysteresis input pin, MD0, MD1	-	$V_{CC} \times 0.8$	-	$V_{CC} + 0.3$	V	
		5 V tolerant input pin	-	$V_{CC} \times 0.8$	-	$V_{SS} + 5.5$	V	
		Input pin doubled as I2C Fm+	-	$V_{CC} \times 0.7$	-	$V_{SS} + 5.5$	V	
		TTL Schmitt input pin	-	2.0	-	$V_{CC} + 0.3$	V	
L level input voltage (hysteresis input)	$V_{ILS}$	CMOS hysteresis input pin, MD0, MD1	-	$V_{SS} - 0.3$	-	$V_{CC} \times 0.2$	V	
		5 V tolerant input pin	-	$V_{SS} - 0.3$	-	$V_{CC} \times 0.2$	V	
		Input pin doubled as I2C Fm+	-	$V_{SS}$	-	$V_{CC} \times 0.3$	V	
		TTL Schmitt input pin	-	$V_{SS} - 0.3$	-	0.8	V	
H level output voltage	$V_{OH}$	2 mA type	$I_{OH} = -2 \text{ mA}$	$V_{CC} - 0.5$	-	$V_{CC}$	V	
		4 mA type	$I_{OH} = -4 \text{ mA}$	$V_{CC} - 0.5$	-	$V_{CC}$	V	
		8 mA type	$I_{OH} = -8 \text{ mA}$	$V_{CC} - 0.5$	-	$V_{CC}$	V	
		11 mA type	$I_{OH} = -11 \text{ mA}$	$V_{CC} - 0.5$	-	$V_{CC}$	V	
		The pin doubled as USB I/O	$I_{OH} = -13.0 \text{ mA}$	$V_{CC} - 0.4$	-	$V_{CC}$	V	
		The pin doubled as I2C Fm+	$I_{OH} = -3 \text{ mA}$	$V_{CC} - 0.5$	-	$V_{CC}$	V	At GPIO

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
L level output voltage	$V_{OL}$	2 mA type	$I_{OL} = 2 \text{ mA}$	$V_{SS}$	-	0.4	V	
		4 mA type	$I_{OL} = 4 \text{ mA}$	$V_{SS}$	-	0.4	V	
		8 mA type	$I_{OL} = 8 \text{ mA}$	$V_{SS}$	-	0.4	V	
		11 mA type	$I_{OL} = 11 \text{ mA}$	$V_{SS}$	-	0.4	V	
		The pin doubled as USB I/O	$I_{OL} = 10.5 \text{ mA}$	$V_{SS}$	-	0.4	V	
		The pin doubled as I2C Fm+	$I_{OL} = 3 \text{ mA}$	$V_{SS}$	-	0.4	V	At GPIO
$I_{OL} = 20 \text{ mA}$	At I2C Fm+							
Input leak current	$I_{IL}$	-	-	-5	-	+5	$\mu\text{A}$	
Pull-up resistor value	$R_{PU}$	Pull-up pin	-	30	80	200	k $\Omega$	
			-	15	33	70		
Input capacitance	$C_{IN}$	Other than VCC, VBAT, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	

## 14.4 AC Characteristics


### 14.4.1 Main Clock Input Characteristics

( $V_{CC} = AV_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input frequency	$F_{CH}$	X0, X1	-	4	20	MHz	When crystal oscillator is connected
			-	4	20	MHz	When using external clock
Input clock cycle	$t_{CYLH}$		-	50	250	ns	When using external clock
Input clock pulse width	-		$P_{WH}/t_{CYLH}$ , $P_{WL}/t_{CYLH}$	45	55	%	When using external clock
Input clock rising time and falling time	$t_{CF}$ , $t_{CR}$		-	-	5	ns	When using external clock
Internal operating clock*1 frequency	$F_{CC}$	-	-	-	160	MHz	Base clock (HCLK/FCLK)
	$F_{CP0}$	-	-	-	80	MHz	APB0bus clock*2
	$F_{CP1}$	-	-	-	160	MHz	APB1bus clock*2
	$F_{CP2}$	-	-	-	80	MHz	APB2bus clock*2
Internal operating clock*1 cycle time	$t_{CYCC}$	-	-	5	-	ns	Base clock (HCLK/FCLK)
	$t_{CYCP0}$	-	-	10	-	ns	APB0bus clock*2
	$t_{CYCP1}$	-	-	5	-	ns	APB1bus clock*2
	$t_{CYCP2}$	-	-	10	-	ns	APB2bus clock*2

\*1: For more information about each internal operating clock, see CHAPTER 2-1: Clock in FM4 Family Peripheral Manual Main part (MN709-00001).

\*2: For about each APB bus which each peripheral is connected to, see Block Diagram in this data sheet.




### 14.4.2 Sub Clock Input Characteristics

( $V_{BAT} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input frequency	$1/t_{CYLL}$	X0A, X1A	-	-	32.768	-	kHz	When crystal oscillator is connected *
			-	32	-	100	kHz	When using external clock
Input clock cycle	$t_{CYLL}$		-	10	-	31.25	$\mu s$	When using external clock
Input clock pulse width	-		$P_{WH}/t_{CYLL}$ , $P_{WL}/t_{CYLL}$	45	-	55	%	When using external clock

\*: For more information about crystal oscillator, see Sub crystal oscillator in 9. Handling Devices.



### 14.4.3 Built-in CR Oscillation Characteristics

#### Built-in High-speed CR

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	$F_{CRH}$	$T_J = -20\text{ }^\circ\text{C}$ to $+105\text{ }^\circ\text{C}$	3.92	4	4.08	MHz	When trimming *1
		$T_J = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	3.88	4	4.12		When not trimming
		$T_J = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	3	4	5		
Frequency stabilization time	$t_{CRWT}$	-	-	-	30	$\mu s$	*2

\*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency/temperature trimming.

\*2: This is the time to stabilize the frequency of high-speed CR clock after setting trimming value.

This period is able to use high-speed CR clock as source clock.

#### Built-in Low-speed CR

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Condition	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	$F_{CRL}$	-	50	100	150	kHz	

### 14.4.4 Operating Conditions of Main PLL (In the Case of Using Main Clock for Input Clock of PLL)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time*1 (LOCK UP time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	F <sub>PLLI</sub>	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
PLL macro oscillation clock frequency	F <sub>PLLO</sub>	200	-	400	MHz	
Main PLL clock frequency*2	F <sub>CLKPLL</sub>	-	-	200	MHz	

\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about Main PLL clock (CLKPLL), see CHAPTER 2-1: Clock in FM4 Family Peripheral Manual Main part (MN709-00001).

### 14.4.5 Operating Conditions of USB/I<sup>2</sup>S/GDC PLL (In the Case of Using Main Clock for Input Clock of PLL)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time*1 (LOCK UP time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	F <sub>PLLI</sub>	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
PLL macro oscillation clock frequency	F <sub>PLLO</sub>	200	-	400	MHz	USB/GDC
				384	MHz	I <sup>2</sup> S
USB clock frequency *2	F <sub>CLKPLL</sub>	-	-	50	MHz	After the M frequency division
I2S clock frequency *3	F <sub>CLKPLL</sub>	-	-	12.288	MHz	After the M frequency division
GDC clock frequency *4	F <sub>CLKPLL</sub>	-	-	400	MHz	After the M frequency division

\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about USB clock, see CHAPTER 2-2: USB Clock Generation in FM4 Family Peripheral Manual Communication Macro part (MN709-00004).

\*3: For more information about I<sup>2</sup>S clock, see CHAPTER 7-1: I<sup>2</sup>S Clock Generation in FM4 Family Peripheral Manual Communication Macro part (MN709-00004).

\*4: For more information about GDC clock, see FM4 Family Peripheral Manual GDC part (MN709-00014).



### 14.4.6 Operating Conditions of Main PLL (In the Case of Using Built-in High-Speed CR Clock for Input Clock of Main PLL)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	F <sub>PLLI</sub>	3.8	4	4.2	MHz	
PLL multiplication rate	-	50	-	95	multiplier	
PLL macro oscillation clock frequency	F <sub>PLLO</sub>	190	-	400	MHz	
Main PLL clock frequency* <sup>2</sup>	F <sub>CLKPLL</sub>	-	-	160	MHz	

\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about Main PLL clock (CLKPLL), see CHAPTER 2-1: Clock in FM4 Family Peripheral Manual Main part (MN709-00001).

**Note:**

- It needs to input to PLL by internal CR trimming frequency.

### 14.4.7 Reset Input Characteristics


(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	conditions	Value		Unit	Remarks
				Min	Typ		
Reset input time	t <sub>INITX</sub>	INITX	-	500	-	ns	

### 14.4.8 Power-on Reset Timing

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Value		Unit	Remarks
			Min	Typ		
Power supply rising time	t <sub>R</sub>	VCC	0	-	ms	
Power supply shut down time	t <sub>OFF</sub>		1	-	ms	
Time until releasing Power-on reset	t <sub>PRT</sub>		0.33	0.60	ms	



Glossary


- VCC\_minimum : Minimum VCC of recommended operating conditions.
- VDH\_minimum : Minimum release voltage of Low-Voltage detection reset.  
See 14.8. Low-Voltage Detection Characteristics.

### 14.4.9 GPIO Output Characteristics

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Typ		
Output frequency	t <sub>PCYCLE</sub>	PXX*	-	-	32	MHz	

\*: GPIO is a target.



## 14.4.10 External Bus Timing

### External Bus Clock Output Characteristics


( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Typ		
Output frequency	$t_{CYCLE}$	MCLKOUT*1		-	$50^*2$	MHz	

\*1: The external bus clock (MCLKOUT) is a divided clock of HCLK.

For more information about setting of clock divider, see CHAPTER 14: External Bus Interface in FM4 Family Peripheral Manual Main part (MN709-00001).


\*2: Generate MCLKOUT at setting more than 4 divisions when the AHB bus clock exceeds 100 MHz.



### External Bus Signal Input/output Characteristics

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	$V_{IH}$	-	$0.8 \times V_{CC}$	V	
	$V_{IL}$		$0.2 \times V_{CC}$	V	
Signal output characteristics	$V_{OH}$		$0.8 \times V_{CC}$	V	
	$V_{OL}$		$0.2 \times V_{CC}$	V	




**Separate Bus Access Asynchronous SRAM Mode**

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
MOEX Minimum pulse width	$t_{OE\overline{W}}$	MOEX	-	$MCLK \times n - 3$	-	ns	
MCSX $\downarrow$ →Address output delay time	$t_{CSL - AV}$	MCSX[7:0], MAD[24:0]	-	-9	+9	ns	
MOEX $\uparrow$ →Address hold time	$t_{OE\overline{H} - AX}$	MOEX, MAD[24:0]	-	0	$MCLK \times m + 9$	ns	
MCSX $\downarrow$ → MOEX $\downarrow$ delay time	$t_{CSL - OEL}$	MOEX, MCSX[7:0]	-	$MCLK \times m - 9$	$MCLK \times m + 9$	ns	
MOEX $\uparrow$ → MCSX $\uparrow$ time	$t_{OE\overline{H} - CSH}$		-	0	$MCLK \times m + 9$	ns	
MCSX $\downarrow$ → MDQM $\downarrow$ delay time	$t_{CSL - RDQML}$	MCSX, MDQM[3:0]	-	$MCLK \times m - 9$	$MCLK \times m + 9$	ns	
Data setup→ MOEX $\uparrow$ time	$t_{DS - OE}$	MOEX, MADATA[15:0]	-	20	-	ns	
MOEX $\uparrow$ → Data hold time	$t_{DH - OE}$	MOEX, MADATA[15:0]	-	0	-	ns	
MWEX Minimum pulse width	$t_{WE\overline{W}}$	MWEX	-	$MCLK \times n - 3$	-	ns	
MWEX $\uparrow$ →Address output delay time	$t_{WE\overline{H} - AX}$	MWEX, MAD[24:0]	-	0	$MCLK \times m + 9$	ns	
MCSX $\downarrow$ → MWEX $\downarrow$ delay time	$t_{CSL - WEL}$	MWEX, MCSX[7:0]	-	$MCLK \times n - 9$	$MCLK \times n + 9$	ns	
MWEX $\uparrow$ → MCSX $\uparrow$ delay time	$t_{WE\overline{H} - CSH}$		-	0	$MCLK \times m + 9$	ns	
MCSX $\downarrow$ → MDQM $\downarrow$ delay time	$t_{CSL - WDQML}$	MCSX, MDQM[3:0]	-	$MCLK \times n - 9$	$MCLK \times n + 9$	ns	
MCSX $\downarrow$ → Data output time	$t_{CSL - DX}$	MCSX, MADATA[15:0]	-	$MCLK - 9$	$MCLK + 9$	ns	
MWEX $\uparrow$ → Data hold time	$t_{WE\overline{H} - DX}$	MWEX, MADATA[15:0]	-	0	$MCLK \times m + 9$	ns	

**Note:**

- When the external load capacitance  $C_L = 30$  pF ( $m=0$  to  $15$ ,  $n=1$  to  $16$ )




Separate Bus Access Synchronous SRAM Mode

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Address delay time	t <sub>AV</sub>	MCLK, MAD[24:0]	-	1	9	ns	
MCSX delay time	t <sub>CSL</sub>	MCLK, MCSX[7:0]	-	1	9	ns	
	t <sub>CSH</sub>	MCLK, MCSX[7:0]	-	1	9	ns	
MOEX delay time	t <sub>REL</sub>	MCLK, MOEX	-	1	9	ns	
	t <sub>REH</sub>	MCLK, MOEX	-	1	9	ns	
Data set up →MCLK ↑ time	t <sub>DS</sub>	MCLK, MADATA[15:0]	-	19	-	ns	
MCLK ↑ → Data hold time	t <sub>DH</sub>	MCLK, MADATA[15:0]	-	0	-	ns	
MWEX delay time	t <sub>WEL</sub>	MCLK, MWEX	-	1	9	ns	
	t <sub>WEH</sub>	MCLK, MWEX	-	1	9	ns	
MDQM[1:0] delay time	t <sub>DQML</sub>	MCLK, MDQM[3:0]	-	1	9	ns	
	t <sub>DQMH</sub>	MCLK, MDQM[3:0]	-	1	9	ns	
MCLK ↑ → Data output time	t <sub>ODS</sub>	MCLK, MADATA[15:0]	-	MCLK+1	MCLK+18	ns	
MCLK ↑ → Data hold time	t <sub>OD</sub>	MCLK, MADATA[15:0]	-	1	18	ns	

Note:

- When the external load capacitance C<sub>L</sub> = 30 pF




**Multiplexed Bus Access Asynchronous SRAM Mode**

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Multiplexed address delay time	$t_{ALE-CHMADV}$	MALE, MAD[24:0]	-	0	10	ns	
Multiplexed address hold time	$t_{CHMADH}$		-	$MCLK \times n + 0$	$MCLK \times n + 10$	ns	

**Note:**

- When the external load capacitance  $C_L = 30$  pF ( $m=0$  to  $15$ ,  $n=1$  to  $16$ )




**Multiplexed Bus Access Synchronous SRAM Mode**

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
MALE delay time	$t_{CHAL}$	MCLK, MALE	-	1	9	ns	
	$t_{CHAH}$		-	1	9	ns	
MCLK $\uparrow$ $\rightarrow$ Multiplexed address delay time	$t_{CHMADV}$	MCLK, MADATA[15:0]	-	1	$t_{OD}$	ns	
MCLK $\uparrow$ $\rightarrow$ Multiplexed data output time	$t_{CHMADX}$		-	1	$t_{OD}$	ns	

**Note:**

- When the external load capacitance  $C_L = 30$  pF






**NAND Flash Mode**



( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
MNREX Min pulse width	$t_{NREW}$	MNREX	-	$MCLK \times n - 3$	-	ns	
Data set up → MNREX ↑ time	$t_{DS-NRE}$	MNREX, MADATA[15:0]	-	20	-	ns	
MNREX ↑ → Data hold time	$t_{DH-NRE}$	MNREX, MADATA[15:0]	-	0	-	ns	
MNALE ↑ → MNWEX delay time	$t_{ALEH-NWEL}$	MNALE, MNWEX	-	$MCLK \times m - 9$	$MCLK \times m + 9$	ns	
MNALE ↓ → MNWEX delay time	$t_{ALEL-NWEL}$	MNALE, MNWEX	-	$MCLK \times m - 9$	$MCLK \times m + 9$	ns	
MNCLE ↑ → MNWEX delay time	$t_{CLEH-NWEL}$	MNCLE, MNWEX	-	$MCLK \times m - 9$	$MCLK \times m + 9$	ns	
MNWEX ↑ → MNCLE delay time	$t_{NWEH-CLEL}$	MNCLE, MNWEX	-	0	$MCLK \times m + 9$	ns	
MNWEX Min pulse width	$t_{NWEW}$	MNWEX	-	$MCLK \times n - 3$	-	ns	
MNWEX ↓ → Data output time	$t_{NWEL-DV}$	MNWEX, MADATA[15:0]	-	-9	9	ns	
MNWEX ↑ → Data hold time	$t_{NWEH-DX}$	MNWEX, MADATA[15:0]	-	0	$MCLK \times m + 9$	ns	

**Note:**

- When the external load capacitance  $C_L = 30$  pF ( $m=0$  to  $15$ ,  $n=1$  to  $16$ )






**External Ready Input Timing**


( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
MCLK↑ MRDY input setup time	$t_{RDYI}$	MCLK, MRDY	-	19	-	ns	

■ When RDY is input



■ When RDY is released




**SDRAM Mode**

 (V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Value	Unit		Unit	Remarks
				Min	Max		
Output frequency	t <sub>CYCSD</sub>	MSDCLK	-	-	50	MHz	
Address delay time	t <sub>AOSD</sub>	MSDCLK, MAD[15:0]	-	2	12	ns	
MSDCLK ↑ → Data output delay time	t <sub>DOSD</sub>	MSDCLK, MADATA[15:0]	-	2	12	ns	
MSDCLK ↑ → Data output Hi-Z time	t <sub>DOZSD</sub>	MSDCLK, MADATA[15:0]	-	2	19.5	ns	
MDQM[3:0] delay time	t <sub>WROSD</sub>	MSDCLK, MDQM[1:0]	-	1	12	ns	
MCSX delay time	t <sub>MCSSD</sub>	MSDCLK, MCSX8	-	2	12	ns	
MRASX delay time	t <sub>RASSD</sub>	MSDCLK, MRASX	-	2	12	ns	
MCASX delay time	t <sub>CASSD</sub>	MSDCLK, MCASX	-	2	12	ns	
MSDWEX delay time	t <sub>MWESD</sub>	MSDCLK, MSDWEX	-	2	12	ns	
MSDCKE delay time	t <sub>CKESD</sub>	MSDCLK, MSDCKE	-	2	12	ns	
Data setup time	t <sub>DSSD</sub>	MSDCLK, MADATA[15:0]	-	19	-	ns	
Data hold time	t <sub>DHSD</sub>	MSDCLK, MADATA[15:0]	-	0	-	ns	

**Note:**

- When the external load capacitance C<sub>L</sub> = 30 pF




### 14.4.11 Base Timer Input Timing

#### Timer Input Timing

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )


Parameter	Symbol	Pin Name	Condi tions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$ , $t_{TIWL}$	TIOAn/TIOBn (when using as ECK, TIN)	-	$2t_{CYCP}$	-	ns	



#### Trigger Input Timing

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Condi tions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$ , $t_{TRGL}$	TIOAn/TIOBn (when using as TGIN)	-	$2t_{CYCP}$	-	ns	



**Note:**

- $t_{CYCP}$  indicates the APB bus clock cycle time.  
About the APB bus number which the Base Timer is connected to, see 10. Block Diagram in this data sheet.

## 14.4.12 CSIO Timing



### Synchronous Serial (SPI = 0, SCINV = 0)

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Baud rate	-	-		-	8	Mbps
Serial clock cycle time	$t_{SCYC}$	SCKx	Internal shift clock operation	$4t_{CYCP}$	-	ns
SCK <sub>↓</sub> →SOT delay time	$t_{SLOVI}$	SCKx, SOTx		- 30	+ 30	ns
SIN→SCK <sub>↑</sub> setup time	$t_{IVSHI}$	SCKx, SINx		50	-	ns
SCK <sub>↑</sub> →SIN hold time	$t_{SHIXI}$	SCKx, SINx		0	-	ns
Serial clock L pulse width	$t_{SLSH}$	SCKx	External shift clock operation	$2t_{CYCP} - 10$	-	ns
Serial clock H pulse width	$t_{SHSL}$	SCKx		$t_{CYCP} + 10$	-	ns
SCK <sub>↓</sub> →SOT delay time	$t_{SLOVE}$	SCKx, SOTx		-	50	ns
SIN→SCK <sub>↑</sub> setup time	$t_{IVSHE}$	SCKx, SINx		10	-	ns
SCK <sub>↑</sub> →SIN hold time	$t_{SHIXE}$	SCKx, SINx		20	-	ns
SCK falling time	$t_F$	SCKx		-	5	ns
SCK rising time	$t_R$	SCKx		-	5	ns

#### Notes:

- The above characteristics apply to CLK synchronous mode.
- $t_{CYCP}$  indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30$  pF.







## Synchronous Serial (SPI = 0, SCINV = 1)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Baud rate	-	-	-	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	ns
SCK↑→SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 30	+ 30	ns
SIN→SCK↓ setup time	t <sub>IVSLI</sub>	SCKx, SINx		50	-	ns
SCK↓→SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		0	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx	t <sub>CYCP</sub> + 10	-	ns	
SCK↑→SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx	External shift clock operation	-	50	ns
SIN→SCK↓ setup time	t <sub>IVSLE</sub>	SCKx, SINx		10	-	ns
SCK↓→SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		20	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance C<sub>L</sub> = 30 pF.





## Synchronous Serial (SPI = 1, SCINV = 0)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Baud rate	-	-	-	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	ns
SCK <sub>↑</sub> →SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 30	+ 30	ns
SIN→SCK <sub>↓</sub> setup time	t <sub>IVSLI</sub>	SCKx, SINx		50	-	ns
SCK <sub>↓</sub> →SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		0	-	ns
SOT→SCK <sub>↓</sub> delay time	t <sub>SOVI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx	t <sub>CYCP</sub> + 10	-	ns	
SCK <sub>↑</sub> →SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx	External shift clock operation	-	50	ns
SIN→SCK <sub>↓</sub> setup time	t <sub>IVSLE</sub>	SCKx, SINx		10	-	ns
SCK <sub>↓</sub> →SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		20	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance C<sub>L</sub> = 30 pF.





## Synchronous Serial (SPI = 1, SCINV = 1)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Baud rate	-	-	-	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	ns
SCK <sub>↓</sub> →SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	ns
SIN→SCK <sub>↑</sub> setup time	t <sub>IVSHI</sub>	SCKx, SINx		50	-	ns
SCK <sub>↑</sub> →SIN hold time	t <sub>SHIXI</sub>	SCKx, SINx		0	-	ns
SOT→SCK <sub>↑</sub> delay time	t <sub>SOVHI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx	t <sub>CYCP</sub> + 10	-	ns	
SCK <sub>↓</sub> →SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	External shift clock operation	-	50	ns
SIN→SCK <sub>↑</sub> setup time	t <sub>IVSHE</sub>	SCKx, SINx		10	-	ns
SCK <sub>↑</sub> →SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		20	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance C<sub>L</sub> = 30 pF.



**When Using Synchronous Serial Chip Select (SPI = 1, SCINV = 0, MS=0, CSLVL=1)**

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
SCS <sub>↓</sub> →SCK <sub>↓</sub> setup time	t <sub>CSSI</sub>	Internal shift clock operation	(*1)-50	(*1)+0	ns
SCK <sub>↑</sub> →SCS <sub>↑</sub> hold time	t <sub>CShI</sub>		(*2)+0	(*2)+50	ns
SCS deselect time	t <sub>CSDI</sub>		(*3)-50 +5t <sub>CYCP</sub>	(*3)+50 +5t <sub>CYCP</sub>	ns
SCS <sub>↓</sub> →SCK <sub>↓</sub> setup time	t <sub>CSSE</sub>	External shift clock operation	3t <sub>CYCP</sub> +30	-	ns
SCK <sub>↑</sub> →SCS <sub>↑</sub> hold time	t <sub>CSHE</sub>		0	-	ns
SCS deselect time	t <sub>CSDE</sub>		3t <sub>CYCP</sub> +30	-	ns
SCS <sub>↓</sub> →SOT delay time	t <sub>DSE</sub>		-	40	ns
SCS <sub>↑</sub> →SOT delay time	t <sub>DEE</sub>		0	-	ns



(\*1): CSSU bit value x serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value x serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value x serial chip select timing operating clock cycle [ns]

**Notes:**

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (MN709-00001).
- When the external load capacitance C<sub>L</sub> = 30 pF.





**When Using Synchronous Serial Chip Select (SPI = 1, SCINV = 1, MS=0, CSLVL=1)**

 (V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
SCS <sub>↓</sub> →SCK <sub>↓</sub> setup time	t <sub>CSSI</sub>	Internal shift clock operation	(*1)-50	(*1)+0	ns
SCK <sub>↑</sub> →SCS <sub>↑</sub> hold time	t <sub>CShI</sub>		(*2)+0	(*2)+50	ns
SCS deselect time	t <sub>CSDI</sub>		(*3)-50+5t <sub>CYCP</sub>	(*3)+50+5t <sub>CYCP</sub>	ns
SCS <sub>↓</sub> →SCK <sub>↓</sub> setup time	t <sub>CSSE</sub>	External shift clock operation	3t <sub>CYCP</sub> +30	-	ns
SCK <sub>↑</sub> →SCS <sub>↑</sub> hold time	t <sub>CSHE</sub>		0	-	ns
SCS deselect time	t <sub>CSDE</sub>		3t <sub>CYCP</sub> +30	-	ns
SCS <sub>↓</sub> →SOT delay time	t <sub>DSE</sub>		-	40	ns
SCS <sub>↑</sub> →SOT delay time	t <sub>DEE</sub>		0	-	ns



(\*1): CSSU bit value × serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value × serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

**Notes:**

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (MN709-00001).
- When the external load capacitance C<sub>L</sub> = 30 pF.



**When Using Synchronous Serial Chip Select (SPI = 1, SCINV = 0, MS=0, CSLVL=0)**
(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
SCS $\uparrow$ →SCK $\downarrow$ setup time	t <sub>CSSI</sub>	Internal shift clock operation	(*1)-50	(*1)+0	ns
SCK $\uparrow$ →SCS $\downarrow$ hold time	t <sub>CShI</sub>		(*2)+0	(*2)+50	ns
SCS deselect time	t <sub>CSDI</sub>		(*3)-50+5t <sub>CYCP</sub>	(*3)+50+5t <sub>CYCP</sub>	ns
SCS $\uparrow$ →SCK $\downarrow$ setup time	t <sub>CSSe</sub>	External shift clock operation	3t <sub>CYCP</sub> +30	-	ns
SCK $\uparrow$ →SCS $\downarrow$ hold time	t <sub>CShE</sub>		0	-	ns
SCS deselect time	t <sub>CSDe</sub>		3t <sub>CYCP</sub> +30	-	ns
SCS $\uparrow$ →SOT delay time	t <sub>DSE</sub>		-	40	ns
SCS $\downarrow$ →SOT delay time	t <sub>DEE</sub>		0	-	ns



(\*1): CSSU bit value × serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value × serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

**Notes:**

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (MN709-00001).
- When the external load capacitance C<sub>L</sub> = 30 pF.





## High-Speed Synchronous Serial (SPI = 0, SCINV = 0)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Baud rate	-	-	-	-	25	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	ns
SCK <sub>↓</sub> →SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 10	+ 10	ns
SIN→SCK <sub>↑</sub> setup time	t <sub>IVSHI</sub>	SCKx, SINx		14	-	ns
				12.5*		
SCK <sub>↑</sub> →SIN hold time	t <sub>SHIXI</sub>	SCKx, SINx		5	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx	External shift clock operation	2t <sub>CYCP</sub> - 5	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	ns
SCK <sub>↓</sub> →SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx		-	15	ns
SIN→SCK <sub>↑</sub> setup time	t <sub>IVSHE</sub>	SCKx, SINx		5	-	ns
SCK <sub>↑</sub> →SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		5	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins.  
SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0
- When the external load capacitance C<sub>L</sub> = 30 pF. (For \*, when C<sub>L</sub> = 10 pF)





## High-Speed Synchronous Serial (SPI = 0, SCINV = 1)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Baud rate	-	-	-	-	25	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	ns
SCK↑→SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 10	+ 10	ns
SIN→SCK↓ setup time	t <sub>IVSLI</sub>	SCKx, SINx		14	-	ns
				12.5*		
SCK↓→SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		5	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx	External shift clock operation	2t <sub>CYCP</sub> - 5	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	ns
SCK↑→SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx		-	15	ns
SIN→SCK↓ setup time	t <sub>IVSLE</sub>	SCKx, SINx		5	-	ns
SCK↓→SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		5	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins.  
SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0
- When the external load capacitance C<sub>L</sub> = 30 pF. (For \*, when C<sub>L</sub> = 10 pF)







## High-Speed Synchronous Serial (SPI = 1, SCINV = 0)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Baud rate	-	-	-	-	25	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	ns
SCK↑→SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 10	+ 10	ns
SIN→SCK↓ setup time	t <sub>IVSLI</sub>	SCKx, SINx		14	-	ns
				12.5*		
SCK↓→SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		5	-	ns
SOT→SCK↓ delay time	t <sub>SOVLI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 10	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 5	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx	t <sub>CYCP</sub> + 10	-	ns	
SCK↑→SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx	External shift clock operation	-	15	ns
SIN→SCK↓ setup time	t <sub>IVSLE</sub>	SCKx, SINx		5	-	ns
SCK↓→SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		5	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which UART is connected to, see 10. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins.  
SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0
- When the external load capacitance C<sub>L</sub> = 30 pF. (For \*, when C<sub>L</sub> = 10 pF)





## High-Speed Synchronous Serial (SPI = 1, SCINV = 1)

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Baud rate	-	-	-	-	25	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	ns
SCK <sub>↓</sub> →SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 10	+ 10	ns
SIN→SCK <sub>↑</sub> setup time	t <sub>IVSHI</sub>	SCKx, SINx		14	-	ns
				12.5*		
SCK <sub>↑</sub> →SIN hold time	t <sub>SHIXI</sub>	SCKx, SINx		5	-	ns
SOT→SCK <sub>↑</sub> delay time	t <sub>SOVHI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 10	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 5	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx	t <sub>CYCP</sub> + 10	-	ns	
SCK <sub>↓</sub> →SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	External shift clock operation	-	15	ns
SIN→SCK <sub>↑</sub> setup time	t <sub>IVSHE</sub>	SCKx, SINx		5	-	ns
SCK <sub>↑</sub> →SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		5	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function serial is connected to, see 10. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins.  
SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0
- When the external load capacitance C<sub>L</sub> = 30 pF. (For \*, when C<sub>L</sub> = 10 pF)



**When Using High-Speed Synchronous Serial Chip Select (SPI = 1, SCINV = 0, MS=0, CSLVL=1)**
(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
SCS <sub>↓</sub> →SCK <sub>↓</sub> setup time	t <sub>CSSI</sub>	Internal shift clock operation	(*1)-20	(*1)+0	ns
SCK <sub>↑</sub> →SCS <sub>↑</sub> hold time	t <sub>CSDI</sub>		(*2)+0	(*2)+20	ns
SCS deselect time	t <sub>CSDI</sub>		(*3)-20+5t <sub>CYCP</sub>	(*3)+20+5t <sub>CYCP</sub>	ns
SCS <sub>↓</sub> →SCK <sub>↓</sub> setup time	t <sub>CSSE</sub>	External shift clock operation	3t <sub>CYCP</sub> +15	-	ns
SCK <sub>↑</sub> →SCS <sub>↑</sub> hold time	t <sub>CSHE</sub>		0	-	ns
SCS deselect time	t <sub>CSDE</sub>		3t <sub>CYCP</sub> +15	-	ns
SCS <sub>↓</sub> →SOT delay time	t <sub>DSE</sub>		-	25	ns
SCS <sub>↑</sub> →SOT delay time	t <sub>DEE</sub>		0	-	ns



(\*1): CSSU bit value serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value serial chip select timing operating clock cycle [ns]

**Notes:**

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function serial connected to, see 10. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (MN709-00001).
- When the external load capacitance C<sub>L</sub> = 30 pF.



**When Using High-Speed Synchronous Serial Chip Select (SPI = 1, SCINV = 1, MS=0, CSLVL=1)**
(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Value		Unit
			Min	Min	
SCS <sub>↓</sub> →SCK <sub>↓</sub> setup time	t <sub>CSSI</sub>	Internal shift	(*1)-20	(*1)+0	ns
SCK <sub>↑</sub> →SCS <sub>↑</sub> hold time	t <sub>CShI</sub>	clock	(*2)+0	(*2)+20	ns
SCS deselect time	t <sub>CSDI</sub>	operation	(*3)-20+5t <sub>CYCP</sub>	(*3)+20+5t <sub>CYCP</sub>	ns
SCS <sub>↓</sub> →SCK <sub>↑</sub> setup time	t <sub>CSE</sub>	External shift clock operation	3t <sub>CYCP</sub> +15	-	ns
SCK <sub>↑</sub> →SCS <sub>↑</sub> hold time	t <sub>CSE</sub>		0	-	ns
SCS deselect time	t <sub>CSE</sub>		3t <sub>CYCP</sub> +15	-	ns
SCS <sub>↓</sub> →SOT delay time	t <sub>DSE</sub>		-	25	ns
SCS <sub>↑</sub> →SOT delay time	t <sub>DEE</sub>		0	-	ns



(\*1): CSSU bit value serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value serial chip select timing operating clock cycle [ns]

**Notes:**

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function serial is connected to, see 10. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (MN709-00001).
- When the external load capacitance C<sub>L</sub> = 30 pF.





**When Using High-Speed Synchronous Serial Chip Select (SPI = 1, SCINV = 0, MS=0, CSLVL=0)**
(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
SCS $\uparrow$ →SCK $\downarrow$ setup time	t <sub>CSSI</sub>	Internal shift clock operation	(*1)-20	(*1)+0	ns
SCK $\uparrow$ →SCS $\downarrow$ hold time	t <sub>CSDI</sub>		(*2)+0	(*2)+20	ns
SCS deselect time	t <sub>CSDI</sub>		(*3)-20+5t <sub>CYCP</sub>	(*3)+20+5t <sub>CYCP</sub>	ns
SCS $\uparrow$ →SCK $\downarrow$ setup time	t <sub>CSSE</sub>	External shift clock operation	3t <sub>CYCP</sub> +15	-	ns
SCK $\uparrow$ →SCS $\downarrow$ hold time	t <sub>CSHE</sub>		0	-	ns
SCS deselect time	t <sub>CSDE</sub>		3t <sub>CYCP</sub> +15	-	ns
SCS $\uparrow$ →SOT delay time	t <sub>DSE</sub>		-	25	ns
SCS $\downarrow$ →SOT delay time	t <sub>DEE</sub>		0	-	ns



(\*1): CSSU bit value × serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value × serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

**Notes:**

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function serial is connected to, see 10. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (MN709-00001).
- When the external load capacitance C<sub>L</sub> = 30 pF.



**When Using High-Speed Synchronous Serial Chip Select (SPI = 1, SCINV = 1, MS=0, CSLVL=0)**
(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Value		Unit	
			Min	Max		
SCS <sub>↓</sub> →SCK <sub>↓</sub> setup time	t <sub>CSSI</sub>	Internal shift	(*1)-20	(*1)+0	ns	
SCK <sub>↑</sub> →SCS <sub>↓</sub> hold time	t <sub>CSDI</sub>	clock	(*2)+0	(*2)+20	ns	
SCS deselect time	t <sub>CSDI</sub>	operation	(*3)-20+5t <sub>CYCP</sub>	(*3)+20+5t <sub>CYCP</sub>	ns	
SCS <sub>↑</sub> →SCK <sub>↑</sub> setup time	t <sub>CSSU</sub>	External shift	3t <sub>CYCP</sub> +15	-	ns	
SCK <sub>↓</sub> →SCS <sub>↓</sub> hold time	t <sub>CSDI</sub>		0	-	ns	
SCS deselect time	t <sub>CSDI</sub>		clock	3t <sub>CYCP</sub> +15	-	ns
SCS <sub>↑</sub> →SOT delay time	t <sub>DSE</sub>		operation	-	40	ns
SCS <sub>↓</sub> →SOT delay time	t <sub>DEE</sub>		0	-	ns	



(\*1): CSSU bit value × serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value × serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

**Notes:**


- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function serial is connected to, see 10. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (MN709-00001).
- When the external load capacitance C<sub>L</sub> = 30 pF.



**External Clock (EXT = 1) : when in Asynchronous Mode Only**

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min	Max		
Serial clock L pulse width	$t_{SLSH}$	$C_L = 30\text{ pF}$	$t_{CYCP} + 10$	-	ns	
Serial clock H pulse width	$t_{SHSL}$		$t_{CYCP} + 10$	-	ns	
SCK falling time	$t_F$		-	5	ns	
SCK rising time	$t_R$		-	5	ns	



### 14.4.13 External Input Timing

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks	
				Min	Max			
Input pulse width	t <sub>INH</sub> , t <sub>INL</sub>	ADTGx	-	2t <sub>CYCP</sub> *1	-	ns	A/D converter trigger input	
		FRCKx					Free-run timer input clock	
		ICxx					Input capture	
		DTTlxX	-	2t <sub>CYCP</sub> *1	-	ns	Waveform generator	
		INT00 to INT15, NMIX	-	-	2t <sub>CYCP</sub> + 100(*1)	-	ns	External interrupt, NMI
					500(*2)	-	ns	
WKUPx	-	-	500(*3)	-	ns	Deep standby wake up		

(\*1): t<sub>CYCP</sub> indicates the APB bus clock cycle time except stop when in Stop mode, in timer mode.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see 10. Block Diagram in this data sheet.

(\*2): When in STOP mode, in timer mode.

(\*3): When in deep standby RTC mode, in deep standby Stop mode.







### 14.4.14 Quadrature Position/Revolution Counter Timing

( $V_{CC} = AV_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
AIN pin H width	$t_{AHL}$	-	$2t_{CYCP}^*$	-	ns
AIN pin L width	$t_{ALL}$	-			
BIN pin H width	$t_{BHL}$	-			
BIN pin L width	$t_{BLL}$	-			
BIN rising time from AIN pin H level	$t_{AUBU}$	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin H level	$t_{BUAD}$	PC_Mode2 or PC_Mode3			
BIN falling time from AIN pin L level	$t_{ADBD}$	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin L level	$t_{BDAU}$	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin H level	$t_{BUAU}$	PC_Mode2 or PC_Mode3			
BIN falling time from AIN pin H level	$t_{AUBD}$	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin L level	$t_{BDAD}$	PC_Mode2 or PC_Mode3			
BIN rising time from AIN pin L level	$t_{ADBU}$	PC_Mode2 or PC_Mode3			
ZIN pin H width	$t_{ZHL}$	QCR:CGSC=0			
ZIN pin L width	$t_{ZLL}$	QCR:CGSC=0			
AIN/BIN rising and falling time from determined ZIN level	$t_{ZABE}$	QCR:CGSC=1			
Determined ZIN level from AIN/BIN rising and falling time	$t_{ABEZ}$	QCR:CGSC=1			

\*:  $t_{CYCP}$  indicates the APB bus clock cycle time except when in Stop mode, in timer mode.  
 About the APB bus number which Quadrature Position/Revolution Counter is connected to, see 10. Block Diagram in this data sheet.







## 14.4.15 I<sup>2</sup>C Timing

### Standard Mode, Fast Mode

(V<sub>CC</sub> = 2.7V to 3.6, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Standard Mode		Fast Mode		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	F <sub>SCL</sub>	C <sub>L</sub> = 30 pF, R = (V <sub>p</sub> /I <sub>O/L</sub> ) <sup>*1</sup>	0	100	0	400	kHz	
(Repeated) START condition hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>		4.0	-	0.6	-	μs	
SCL clock L width	t <sub>LOW</sub>		4.7	-	1.3	-	μs	
SCL clock H width	t <sub>HIGH</sub>		4.0	-	0.6	-	μs	
(Repeated) Start condition setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>		4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>		0	3.45 <sup>*2</sup>	0	0.9 <sup>*3</sup>	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>		250	-	100	-	ns	
STOP condition setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>		4.0	-	0.6	-	μs	
Bus free time between Stop condition and Start condition	t <sub>BUF</sub>		4.7	-	1.3	-	μs	
Noise filter	t <sub>SP</sub>	2 MHz ≤ t <sub>CYCP</sub> < 40 MHz	2 t <sub>CYCP</sub> <sup>*4</sup>	-	2 t <sub>CYCP</sub> <sup>*4</sup>	-	ns	*5
		40 MHz ≤ t <sub>CYCP</sub> < 60 MHz	4 t <sub>CYCP</sub> <sup>*4</sup>	-	4 t <sub>CYCP</sub> <sup>*4</sup>	-	ns	
		60 MHz ≤ t <sub>CYCP</sub> < 80 MHz	6 t <sub>CYCP</sub> <sup>*4</sup>	-	6 t <sub>CYCP</sub> <sup>*4</sup>	-	ns	
		80 MHz ≤ t <sub>CYCP</sub> ≤ 100 MHz	8 t <sub>CYCP</sub> <sup>*4</sup>	-	8 t <sub>CYCP</sub> <sup>*4</sup>	-	ns	

\*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V<sub>p</sub> indicates the power supply voltage of the pull-up resistance and I<sub>O/L</sub> indicates VOL guaranteed current.

\*2: The maximum t<sub>HDDAT</sub> must satisfy that it does not extend at least L period (t<sub>LOW</sub>) of device's SCL signal.

\*3: A Fast mode I<sup>2</sup>C bus device can be used on a Standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of t<sub>SUDAT</sub> ≥ 250 ns.

\*4: t<sub>CYCP</sub> is the APB bus clock cycle time.

About the APB bus number that I<sup>2</sup>C is connected to, see 10. Block Diagram in this data sheet.

The standard mode is used, please set to 2 MHz or more peripheral bus clock.

Fast mode is used, please set to 8 MHz or more peripheral bus clock.

\*5: The noise filter time can be changed by register settings.

Change the number of the noise filter steps according to APB bus clock frequency.

**Fast Mode Plus (Fm+)**

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Conditions	Fast Mode Plus (Fm+)*6		Unit	Remarks
			Min	Max		
SCL clock frequency	F <sub>SCL</sub>	C <sub>L</sub> = 30 pF, R = (V <sub>p</sub> /I <sub>OL</sub> )*1	0	1000	kHz	
(Repeated) Start condition hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>		0.26	-	μs	
SCL clock L width	t <sub>LOW</sub>		0.5	-	μs	
SCL clock H width	t <sub>HIGH</sub>		0.26	-	μs	
SCL clock frequency	t <sub>SUSTA</sub>		0.26	-	μs	
(Repeated) Start condition hold time SDA ↓ → SCL ↓	t <sub>HDDAT</sub>		0	0.45*2, *3	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>		50	-	ns	
Stop condition setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>		0.26	-	μs	
Bus free time between Stop condition and Start condition	t <sub>BUF</sub>		0.5	-	μs	
Noise filter	t <sub>SP</sub>		60 MHz ≤ t <sub>CYCP</sub> < 80 MHz	6 t <sub>CYCP</sub> *4	-	ns
		80 MHz ≤ t <sub>CYCP</sub> ≤ 100 MHz	8 t <sub>CYCP</sub> *4	-	ns	

\*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V<sub>p</sub> indicates the power supply voltage of the pull-up resistance and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.

\*2: The maximum t<sub>HDDAT</sub> must satisfy that it does not extend at least L period (t<sub>LOW</sub>) of device's SCL signal.

\*3: A Fast mode I<sup>2</sup>C bus device can be used on a Standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns".

\*4: t<sub>CYCP</sub> is the APB bus clock cycle time.


About the APB bus number that I<sup>2</sup>C is connected to, see 10. Block Diagram in this data sheet.

To use fast mode plus (Fm+), set the peripheral bus clock at 64 MHz or more.

\*5: The noise filter time can be changed by register settings.

Change the number of the noise filter steps according to APB bus clock frequency.

\*6: When using fast mode plus (Fm+), set the I/O pin to the mode corresponding to I<sup>2</sup>C Fm+ in the EPFR register. See CHAPTER 12: I/O PORT in "FM4 Family Peripheral Manual Main part (MN709-00001)" for the details.




### 14.4.16 ETM Timing

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Data hold	$t_{ETMH}$	TRACECLK, TRACED[3:0]	-	2	15	ns	
TRACECLK frequency	$1/t_{TRACE}$	TRACECLK	-		32	MHz	
TRACECLK clock cycle	$t_{TRACE}$		-	31.25	-	ns	

**Note:**

- When the external load capacitance  $C_L = 30$  pF.




### 14.4.17 JTAG Timing

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
TMS, TDI setup time	t <sub>JTAGS</sub>	TCK, TMS, TDI	-	15	-	ns	
TMS, TDI hold time	t <sub>JTAGH</sub>	TCK, TMS, TDI	-	15	-	ns	
TDO delay time	t <sub>JTAGD</sub>	TCK, TDO	-	-	45	ns	

**Note:**

- When the external load capacitance C<sub>L</sub> = 30 pF.



## 14.4.18 I<sup>2</sup>S Timing

### Master Mode Timing


(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Output frequency	t <sub>M CYC</sub>	I2SCK	-	-	12.288	MHz	
Output clock pulse width	t <sub>M HW</sub>	I2SCK	-	45	55	%	
	t <sub>M LW</sub>			45	55	%	
I2SCK→I2SWS delay time	t <sub>D FS</sub>	I2SCK, I2SWS	-	0	24.0	ns	
I2SCK→I2SDO delay time*	t <sub>D DO</sub>	I2SCK, I2SDO	-	0	24.0	ns	
I2SDI→I2SCK setup time	t <sub>H SDI</sub>	I2SCK, I2SDI	-	25.0	-	ns	
I2SDI→I2SCK hold time	t <sub>H DI</sub>		-	0	-	ns	
Input signal rising time	t <sub>R I</sub>	I2SDI	-	-	5	ns	
Input signal falling time	t <sub>F I</sub>		-	-	5	ns	

\*: Except for the first bit of transmission frame


#### Notes:

- When the external load capacitance C<sub>L</sub> = 20 pF
- When I2SWS=48 kHz, I2MCLK=256 × I2SWS  
Frame synchronization signal (I2SWS) is settable to 48 kHz, 32 kHz, 16 kHz.  
See CHAPTER 7-2: I<sup>2</sup>S(Inter-IC Sound bus)Interface in FM4 Family Peripheral Manual Communication part (MN709-00004) for the details.



**Note:**

- See CHAPTER 7-2:  $I^2S$  (Inter-IC Sound bus) Interface in FM4 Family Peripheral Manual Communication part (MN709-00004) for the details of CPOL, FSPH, FSLIN, SMPL .



## Slave Mode Timing

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input frequency	t <sub>SCYC</sub>	I2SCK	-	-	12.288	MHz	
Input clock pulse width	t <sub>SHW</sub>	I2SCK	-	45	55	%	
	t <sub>SLW</sub>			45	55	%	
I2SWS→I2SCK Setup time	t <sub>SFI</sub>	I2SCK, I2SWS	-	8	-	ns	
I2SWS→I2SCK Hold time	t <sub>HFI</sub>	I2SCK, I2SWS	-	0	-	ns	
I2SCK↑→I2SDO Delay time <sup>*1</sup>	t <sub>DDO</sub>	I2SCK, I2SDO	-	0	32	ns	
I2SCK↑→I2SDO Delay Time <sup>*2</sup>	t <sub>DFB1</sub>		-	0	32	ns	
I2SDI→I2SCK↓ Setup time	t <sub>SDI</sub>	I2SCK, I2SDI	-	8	-	ns	
I2SDI→I2SCK↓ Hold time	t <sub>HDI</sub>		-	0	-	ns	
Input signal rising time	t <sub>RI</sub>	I2SCK,	-	-	5	ns	
Input signal falling time	t <sub>FI</sub>	I2SWS, I2SDI	-	-	5	ns	

\*1: Except for the first bit of transmission frame

\*2: When FSPH register 1.


**Notes:**

- When the external load capacitance C<sub>L</sub> = 20 pF
- When I2SWS=48 kHz, I2MCLK=256 × I2SWS  
Frame synchronization signal (I2SWS) is settable to 48 kHz, 32 kHz, 16 kHz.  
See CHAPTER 7-2: I2S(Inter-IC Sound bus)Interface in FM4 Family Peripheral Manual  
Communication part (MN709-00004) for the details.



**Notes:**

- See CHAPTER 7-2:  $I^2S$  (Inter-IC Sound bus) Interface in FM4 Family Peripheral Manual Communication part (MN709-00004) for the details of FSPH, FSLN, SMPL
- I2SCK input is selectable polarity by CPOL bit of CNTREG register






• I2SMCLK Input Characteristics

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input frequency	$F_{CHS}$	I2SCK	-	-	25	MHz	
Input clock cycle	$t_{CYLHS}$	-	-	40	-	ns	
Input clock pulse width	-	-	$P_{WHS}/t_{CYLHS}$ $P_{WLS}/t_{CYLHS}$	45	55	%	When using external clock
Input clock rising time and falling time	$t_{CFS}$ $t_{CRS}$	-	-	-	5	ns	When using external clock



• I2SMCLK Output Characteristics


( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input frequency	$F_{CHS}$	I2SCK	-	-	12.288	MHz	

### 14.4.19 GDC:Panel Output Timing

(V<sub>CC</sub> = 3.0V to 3.6V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -40°C to +85°C)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Output frequency	t <sub>CYCPNGE</sub>	PNL_DCLK	-	-	40	MHz	
PNL_DCLK↓→PNL_PD[23:0] Delay time	t <sub>PDOPDGE</sub>	PNL_PD[23:0]	-	-4.5	4.5	ns	
PNL_DCLK↓→PNL_LH_SYNC Delay time	t <sub>HDOPDGE</sub>	PNL_LH_SYNC	-	-4.5	4.5	ns	
PNL_DCLK↓→PNL_FV_SYNC Delay time	t <sub>VDOPDGE</sub>	PNL_FV_SYNC	-	-4.5	4.5	ns	
PNL_DCLK↓→PNL_LE Delay time	t <sub>LDOPDGE</sub>	PNL_LE	-	-4.5	4.5	ns	
PNL_DCLK↓→PNL_DEN Delay time	t <sub>DDOPDGE</sub>	PNL_DEN	-	-4.5	4.5	ns	
PNL_DCLK↓→PNL_PWE Delay time	t <sub>PDOPDGE</sub>	PNL_PWE	-	-4.5	4.5	ns	



## 14.4.20 GDC: SDRAM-IF Timing

( $V_{CC} = 3.0V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin Name	Value		Unit	Remarks
			Min	Max		
Output frequency	$t_{CYCSD}$	GE_SDCLK	-	80	MHz	
Address delay time	$t_{AOSD}$	GE_SDA[11:0]	1	5	ns	
Bank address delay time	$t_{BAOSD}$	GE_SDBA[1:0]	1	5	ns	
GE_SDCLK $\uparrow$ → Data delay time	$t_{DOSD}$	GE_SDDQ[31:0]	1	5	ns	
GE_SDCLK $\uparrow$ → Data Hi-Z time	$t_{DOZSD}$	GE_SDDQ[31:0]	1	5	ns	
GE_SDDQM[3:0] delay time	$t_{WROSd}$	GE_SDDQM[3:0]	1	5	ns	
GE_SDCSX delay time	$t_{SCSSD}$	GE_SDCSX	1	5	ns	
GE_SDRASX delay time	$t_{RASSD}$	GE_SDRASX	1	5	ns	
GE_SDCASX delay time	$t_{CASSD}$	GE_SDCASX	1	5	ns	
GE_SDWEX delay time	$t_{SWESD}$	GE_SDWEX	1	5	ns	
GE_SDCKE delay time	$t_{CKESD}$	GE_SDCKE	1	5	ns	
Data setup time	$t_{DSSD}$	GE_SDDQ[31:0]	4	-	ns	
Data hold time	$t_{DHSD}$	GE_SDDQ[31:0]	0	-	ns	




### 14.4.21 GDC: Hi-Speed Quad SPI Timing

(V<sub>CC</sub> = 3.0V to 3.6V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock frequency	t <sub>SCYCM</sub>	GE_SPCK	C <sub>L</sub> =20 pF	-	80	MHz	
Enabled CS→ CLK Starting Time (mode0/mode2)	t <sub>OSLSK02</sub>	GE_SPCK, GE_SPCSX_0		1.5×t <sub>SCYCM</sub> - 4.25	-	ns	
Enabled CS→ CLK Starting Time (mode1/mode3)	t <sub>OSLSK13</sub>			t <sub>SCYCM</sub> - 4.25	-	ns	
CLK Last→ Disabled CS Time (mode0/mode2)	t <sub>OSKSL02</sub>			t <sub>SCYCM</sub>	-	ns	
CLK Last→ Disabled CS Time (mode1/mode3)	t <sub>OSKSL13</sub>			1.5×t <sub>SCYCM</sub>	-	ns	
SIO Data output time	t <sub>SDAT</sub>			GE_SPCK, GE_SPDQ0, GE_SPDQ1, GE_SPDQ2, GE_SPDQ3	-1.25	4.25	ns
SIO Setup	t <sub>DSSET</sub>	4			-	ns	
SIO Hold	t <sub>SDHOLD</sub>	0.5×t <sub>SCYCM</sub>			-	ns	

**Note:**

- See CHAPTER 8-3: High-Speed Quad SPI controller in FM4 Family Peripheral Manual Communication part (MN709-00004) for the detail of RTM mode.




### 14.4.22 GDC: HyperBus I/F Timing

#### HyperFlash Write

( $V_{CC} = 3.0V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )


Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Hyper Bus clock cycle	$t_{CKCYC}$	GE_HBCK	CL=30 pF	10	-	ns
CS $\uparrow \rightarrow$ CK $\uparrow$ Chip Select setup time	$t_{CSS}$	GE_HBCSX_1 GE_HBCSX_0		3	-	ns
CS $\downarrow \rightarrow$ RDS $\downarrow$ Chip select active to RDS valid(Low)	$t_{DSV}$	GE_HBRWDS		-	8	ns
DQ $\rightarrow$ CK $\uparrow \downarrow$ Input setup time	$t_{IS}$	GE_HBDQ7- GE_HBDQ0		0.8	-	ns
CK $\uparrow \downarrow \rightarrow$ DQ Input hold time	$t_{IH}$	GE_HBDQ7- GE_HBDQ0		0.8	-	ns
CK $\downarrow \rightarrow$ CS $\uparrow$ Chip select hold time	$t_{CSH}$	GE_HBCSX_1 GE_HBCSX_0		0	-	ns
CS $\uparrow \rightarrow$ RDS(Hi-z) Chip select Inactive to RDS High-Z	$t_{DSZ}$	GE_HBCSX_1 GE_HBCSX_0		-	7	ns
CS $\uparrow \rightarrow$ CS $\downarrow$ Chip select HIGH between operation	$t_{CSHI}$	GE_HBCSX_1 GE_HBCSX_0		8	-	ns



### HyperFlash Read

( $V_{CC} = 3.0V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Hyper Bus clock cycle	$t_{RDSCYC}$	GE_HBCK	CL=30pF	10	-	ns
Read initial Access Time	$t_{ACC}$	GE_HBCK		-	120	ns
CS $\uparrow \rightarrow$ CK $\uparrow$ Chip Select setup time	$t_{CSS}$	GE_HBCSX_1 GE_HBCSX_0		3	-	ns
CS $\downarrow \rightarrow$ RDS $\downarrow$ Chip select active to RDS valid (Low)	$t_{DSV}$	GE_HBRWDS		-	8	ns
DQ $\rightarrow$ CK $\uparrow \downarrow$ Input setup time	$t_{IS}$	GE_HBDQ7- GE_HBDQ0		0.8	-	ns
CK $\uparrow \downarrow \rightarrow$ DQ Input hold time	$t_{IH}$	GE_HBDQ7- GE_HBDQ0		0.8	-	ns
CK $\downarrow \rightarrow$ CS $\uparrow$ Chip select hold time	$t_{CSH}$	GE_HBCSX_1 GE_HBCSX_0		0	-	ns
CS $\uparrow \rightarrow$ RDS(Hi-Z) Chip select Inactive to RDS High-Z	$t_{DSZ}$	GE_HBRWDS		-	7	ns
CK $\uparrow \downarrow \rightarrow$ DQ (Low Z) Clock to DQs Low Z	$t_{DQLZ}$	GE_HBDQ7- GE_HBDQ0		0	-	ns
RDS $\uparrow \downarrow \rightarrow$ DQ (valid) RDS transition to DQ valid	$t_{DSS}$	GE_HBDQ7- GE_HBDQ0		-0.8	+0.8	ns
RDS $\uparrow \downarrow \rightarrow$ DQ (invalid) RDS transition to DQ invalid	$t_{DSH}$	GE_HBDQ7- GE_HBDQ0		-0.8	+0.8	ns
CS $\uparrow \rightarrow$ DQ (Hi-Z) Chip select Inactive to DQs High-Z	$t_{OZ}$	GE_HBDQ7- GE_HBDQ0		-	7	ns
CK $\uparrow \downarrow \rightarrow$ RDS $\uparrow \downarrow$ CK transition to RDS transition	$t_{CKDS}$	GE_HBRWDS		1	7	ns
CS $\uparrow \rightarrow$ CS $\downarrow$ Chip select HIGH between Operation	$t_{CSHI}$	GE_HBCSX_1 GE_HBCSX_0		8	-	ns



## 14.5 12-bit A/D Converter

### Electrical Characteristics for the A/D Converter

 ( $V_{CC} = AV_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = AV_{RL} = 0V$ )

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	- 4.5	-	+ 4.5	LSB	AVRH=2.7 V to 3.6 V
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	
Zero transition voltage	$V_{ZT}$	AN00 to AN23	- 15	-	+ 15	mV	
Full-scale transition voltage	$V_{FST}$	AN00 to AN23	AVRH - 15	-	AVRH + 15	mV	
			AV <sub>CC</sub> - 15	-	AV <sub>CC</sub> + 15	mV	
Conversion time	-	-	1.0 <sup>*1</sup>	-	-	μs	
Sampling time	$t_s$	-	*2	-	10	μs	
Compare clock cycle*3	$t_{CCK}$	-	50	-	1000	ns	
State transition time to operation permission	$t_{STT}$	-	1.0	-	-	μs	
Power supply current (analog + digital)	-	AV <sub>CC</sub>	-	0.50	0.69	mA	A/D 1unit operation
			-	1.3	22	μA	When A/D stop
Reference power supply current (between AVRH and AVSS)	-	AVRH	-	0.66	1.18	mA	A/D 1unit operation AVRH=3.3 V
			-	0.3	6.3	μA	When A/D stop
Analog input capacity	$C_{AIN}$	-	-	-	12.05	pF	
Analog input resistance	$R_{AIN}$	-	-	-	1.8	kΩ	
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input current	-	AN00 to AN23	-	-	5	μA	
Analog input voltage	-	AN00 to AN23	AV <sub>SS</sub>	-	AVRH	V	
			AV <sub>SS</sub>	-	AV <sub>CC</sub>	V	
Reference voltage	-	AVRH	2.7	-	AV <sub>CC</sub>	V	$t_{CCK} \geq 50ns$

\*1: The conversion time is the value of sampling time ( $t_s$ ) + compare time ( $t_c$ ).


The condition of the minimum conversion time is when the value of sampling time: 150 ns, the value of compare time: 350 ns ( $AV_{CC} \geq 4.5 V$ ). Ensure that it satisfies the value of sampling time ( $t_s$ ) and compare clock cycle ( $t_{CCK}$ ). For setting\*4 of sampling time and compare clock cycle, see CHAPTER 1-1: A/D Converter in FM4 Family Peripheral Manual Analog Macro Part (MN709-00003). The register setting of the A/D Converter is reflected by the peripheral clock timing. The sampling and compare clock are set at Base clock (HCLK).

\*2: A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1).

\*3: The compare time ( $t_c$ ) is the value of (Equation 2).

\*4: The register setting of the A/D Converter is reflected by the timing of the APB bus clock. The sampling clock and compare clock are set in base clock (HCLK). About the APB bus number which the A/D Converter is connected to, see 10. Block Diagram in this data sheet.





$$\text{(Equation 1) } t_s \geq (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$$

$t_s$ : Sampling time

$R_{AIN}$ : Input resistance of A/D = 1.8 k $\Omega$

$C_{AIN}$ : Input capacity of A/D = 12.05 pF

$R_{EXT}$ : Output impedance of external circuit


$$\text{(Equation 2) } t_c = t_{CCK} \times 14$$

$t_c$ : Compare time

$t_{CCK}$ : Compare clock cycle

**Definition of 12-bit A/D Converter Terms**

- Resolution: Analog variation that is recognized by an A/D converter.
- Integral Nonlinearity: Deviation of the line between the zero-transition point (0b000000000000 ↔ 0b000000000001) and the full-scale transition point (0b111111111110 ↔ 0b111111111111) from the actual conversion characteristics.
- Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



## 14.6 USB Characteristics

( $V_{CC} = AV_{CC} = 3.0V$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks	
				Min	Max			
Input characteristics	Input "H" level voltage	$V_{IH}$	-	2.0	$V_{CC} + 0.3$	V	*1	
	Input "L" level voltage	$V_{IL}$		$V_{SS} - 0.3$	0.8	V	*1	
	Differential input sensitivity	$V_{DI}$		0.2	-	V	*2	
	Different common mode range	$V_{CM}$		0.8	2.5	V	*2	
Output characteristics	Output "H" level voltage	$V_{OH}$	UDP0/ UDM0	External pull-down resistance = $15k\Omega$	2.8	3.6	V	*3
	Output "L" level voltage	$V_{OL}$		External pull-up resistance = $1.5k\Omega$	0.0	0.3	V	*3
	Crossover voltage	$V_{CRS}$		-	1.3	2.0	V	*4
	Rising time	$t_{FR}$		Full-Speed	4	20	ns	*5
	Falling time	$t_{FF}$		Full-Speed	4	20	ns	*5
	Rising/falling time matching	$t_{FRFM}$		Full-Speed	90	111.11	%	*5
	Output impedance	$Z_{DRV}$		Full-Speed	28	44	$\Omega$	*6
	Rising time	$t_{LR}$		Low-Speed	75	300	ns	*7
	Falling time	$t_{LF}$		Low-Speed	75	300	ns	*7
	Rising/falling time matching	$t_{LRFM}$		Low-Speed	80	125	%	*7


\*1: The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within  $V_{IL} (Max) = 0.8 V$ ,  $V_{IH} (Min) = 2.0 V$  (TTL input standard).

There are some hysteresis to lower noise sensitivity.

\*2: Use differential-Receiver to receive USB differential data signal.


Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.

Above voltage range is the common mode input voltage range.




\*3: The output drive capability of the driver is below 0.3 V at Low-State ( $V_{OL}$ ) (to 3.6 V and 1.5 k $\Omega$  load), and 2.8 V or above (to the  $V_{SS}$  and 1.5 k $\Omega$  load) at High-State ( $V_{OH}$ ).

\*4: The cross voltage of the external differential output signal ( $D + /D -$ ) of USB I/O buffer is within 1.3 V to 2.0 V.




\*5: They indicate rising time ( $t_{FR}$ ) and falling time ( $t_{FF}$ ) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer,  $t_{FR}/t_{FF}$  ratio is regulated as within  $\pm 10\%$  to minimize RFI emission.



\*6: USB Full-speed connection is performed via twist pair cable shield with  $90 \Omega \pm 15\%$  characteristic impedance (Differential Mode).


USB standard defines that output impedance of USB driver must be in range from  $28 \Omega$  to  $44 \Omega$ . So, discrete series resistor ( $R_s$ ) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with  $25 \Omega$  to  $30 \Omega$  (recommendation value  $27 \Omega$ ) Series resistor  $R_s$ .




\*7: They indicate rising time ( $t_{LR}$ ) and falling time ( $t_{LF}$ ) of the low-speed differential data signal.

They are defined by the time between 10% and 90% of the output signal voltage.




See ■ Low-Speed Load (Compliance Load) for conditions of external load.


■ Low-Speed Load (Upstream Port Load) - Reference 1



■ Low-Speed Load (Downstream Port Load) - Reference 2



■ Low-Speed Load (Compliance Load)



## 14.7 Low-Voltage Detection Characteristics

### 14.7.1 Low-Voltage Detection Reset

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	-	2.46	2.55	2.64	V	When voltage drops
Released voltage	VDH	-	2.51	2.60	2.69	V	When voltage rises

### 14.7.2 Interrupt of Low-Voltage Detection

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	SVHI = 00111	2.80	2.90	3.00	V	When voltage drops
Released voltage	VDH		2.90	3.00	3.11	V	When voltage rises
Detected voltage	VDL	SVHI = 00100	2.99	3.10	3.21	V	When voltage drops
Released voltage	VDH		3.09	3.20	3.31	V	When voltage rises
Detected voltage	VDL	SVHI = 01100	3.18	3.30	3.42	V	When voltage drops
Released voltage	VDH		3.28	3.40	3.52	V	When voltage rises
LVD stabilization wait time	t <sub>LVDW</sub>	-	-	-	6000xt <sub>CYCP</sub> *	μs	

\*: t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.

## 14.8 MainFlash Memory Write/Erase Characteristics

(V<sub>CC</sub> = 2.7V to 3.6V)

Parameter		Value			Unit	Remarks
		Min	Typ	Max		
sector erase time	Large Sector	-	0.7	3.7	s	Includes write time prior to internal erase
	Small Sector	-	0.3	1.1	s	
Half word (16-bit) write time	Write cycles ≤ 100 times	-	12	100	μs	Not including system-level overhead time
	Write cycles > 100 times			200		
Chip erase time		-	6.6	31	s	Includes write time prior to internal erase

### Write Cycles and Data Hold Time

Erase/Write Cycles (cycle)	Data Hold Time (year)
1,000	20*
10,000	10*
100,000	5*

\*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C) .



## 14.9 Standby Recovery Time

### 14.9.1 Recovery Cause: Interrupt/WKUP

The time from recovery cause reception of the internal circuit to the program operation start is shown.


#### Recovery Count Time

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
Sleep mode	$t_{ICNT}$	HCLKx1		$\mu s$	
High-speed CR Timer mode Main Timer mode PLL Timer mode		40	80	$\mu s$	
Low-speed CR timer mode		450	900	$\mu s$	
Sub timer mode		896	1136	$\mu s$	
RTC mode stop mode (High-speed CR /Main/PLL run mode return)		316	581	$\mu s$	
RTC mode stop mode (Low-speed CR/sub run mode return)		270	540	$\mu s$	
Deep standby RTC mode with RAM retention Deep standby stop mode with RAM retention		365	667	$\mu s$	without RAM retention
		365	667	$\mu s$	with RAM retention


\*: The maximum value depends on the built-in CR accuracy.

#### Example of standby recovery operation (when in external interrupt recovery\*)



\*: External interrupt is set to detecting fall edge.

**Example of Standby Recovery Operation (when in Internal Resource Interrupt Recovery\*)**



\*: Depending on the standby mode, interrupt from the internal resource is not included in the recovery cause.

**Notes:**

- The return factor is different in each Low-Power consumption modes. See CHAPTER 6: Low Power Consumption Mode and Operations of Standby Modes in FM4 Family Peripheral Manual Main part (MN709-00001).
- When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See CHAPTER 6: Low Power Consumption Mode in FM4 Family Peripheral Manual Main part (MN709-00001).

### 14.9.2 Recovery Cause: Reset

The time from reset release to the program operation start is shown.


#### Recovery Count Time

(V<sub>CC</sub> = 2.7V to 3.6V, V<sub>SS</sub> = 0V)


Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
Sleep mode	t <sub>RCNT</sub>	155	266	μs	
High-speed CR Timer mode		155	266	μs	
Main Timer mode					
PLL Timer mode					
Low-speed CR timer mode		315	567	μs	
Sub timer mode		315	567	μs	
RTC mode		315	567	μs	
stop mode					
Deep standby RTC mode with RAM retention	336	667	μs	without RAM retention	
Deep standby stop mode with RAM retention	336	667	μs	with RAM retention	

\*: The maximum value depends on the built-in CR accuracy.

#### Example of Standby Recovery Operation (when in INITX Recovery)



**Example of Standby Recovery Operation (when in Internal Resource Reset Recovery\*)**



\*: Depending on the Low-Power consumption mode, the reset issue from the internal resource is not included in the recovery cause.

**Notes:**

- The return factor is different in each Low-Power consumption modes. See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM4 Family Peripheral Manual Main part (MN709-00001).
- Interrupt return time, the operation mode for the CPU to return will depend on the state of low power consumption mode before the transition. Please refer to: CHAPTER 6: Low Power Consumption Mode and FM4 Family Peripheral Manual Main part (MN709-00001) for details.

## 15. Ordering Information

Part Number	Package
S6E2D55G0AMV20000	Plastic · LQFP (0.5 mm pitch), 120 pin (FPT-120P-M21)
S6E2D55GAAMV20000	
S6E2D55GJAMV20000	
S6E2D55J0AGV20000	Plastic · LQFP (0.5 mm pitch), 176 pin (FPT-176P-M07)
S6E2D55JAAGV20000	
S6E2D55G0AGB10000	Plastic · BGA (0.5 mm pitch), 161 pin (FDJ161)

## 16. Package Dimensions


<p>120-pin plastic LQFP</p> <p>(FPT-120P-M21)</p>	Lead pitch	0.50 mm
	Package width × package length	16.0 × 16.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.88 g
	Code (Reference)	P-LFQFP120-16×16-0.50

120-pin plastic LQFP (FPT-120P-M21)

Note 1) \* : These dimensions do not include resin protrusion. Resin protrusion is +0.25(.010) MAX(each side).  
 Note 2) Pins width and pins thickness include plating thickness.  
 Note 3) Pins width do not include tie bar cutting remainder.


Dimensions in mm (inches).  
 Note: The values in parentheses are reference values.

© 2002-2010 FUJITSU SEMICONDUCTOR LIMITED F120033S-c-4-7

<p style="text-align: center;">176-pin plastic LQFP</p>  <p style="text-align: center;">(FPT-176P-M07)</p>	Lead pitch	0.50 mm
	Package width × package length	24.0 × 24.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LQFP-0176-2424-0.50

**176-pin plastic LQFP (FPT-176P-M07)**

Note 1) \* : Values do not include resin protrusion.  
 Resin protrusion is +0.25(.010)Max(each side).  
 Note 2) Pins width and pins thickness include plating thickness  
 Note 3) Pins width do not include tie bar cutting remainder.



© 2004-2010 FUJITSU SEMICONDUCTOR LIMITED F176013S-c-1-3

Dimensions in mm (inches).  
 Note: The values in parentheses are reference values.

The following package drawings, will be TBD.

- FDJ161(BGA)



## 17. Major Changes

Page	Section	Change Results
Revision 0.1		
-	-	Initial release





**Colophon**

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

**Trademarks and Notice**

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2015 Spansion All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™, Easy DesignSim™, Traveo™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.