

GigaDevice Semiconductor Inc.

GD32F20x

ARM® Cortex™ -M3 32-bit MCU

User Manual

Table of Contents

Table of Contents	1
List of Figures	20
List of Tables	29
1. System and memory architecture	33
1.1. ARM Cortex-M3 processor	33
1.2. System architecture	34
1.3. Memory map	36
1.3.1. Bit-banding.....	38
1.3.2. On-chip SRAM memory.....	38
1.3.3. On-chip Flash memory.....	39
1.4. Boot configuration	39
1.5. Device electronic signature	40
1.5.1. Memory size information.....	40
1.5.2. Unique device ID (96 bits)	40
1.6. System configuration registers	41
2. Power control (PWR)	43
2.1. Introduction.....	43
2.2. Main features	43
2.3. Function description	43
2.3.1. Battery Backup domain.....	44
2.3.2. V _{DD} /V _{DDA} power domain	45
2.3.3. 1.2V power domain.....	47
2.3.4. Power saving modes.....	47
2.4. PWR registers	49
2.4.1. Power control register (PWR_CTLR).....	49
2.4.2. Power status register (PWR_STR)	50
3. Flash Memory Controller (FMC).....	52
3.1. Introduction.....	52
3.2. Main features	52
3.3. Function description	52
3.3.1. Flash Memory Architecture.....	52
3.3.2. Read operations.....	53
3.3.3. Unlock the FMC_CMR register.....	53

3.3.4.	Page Erase	54
3.3.5.	Mass Erase	55
3.3.6.	Main Flash Programming	56
3.3.7.	Option bytes Erase	58
3.3.8.	Option bytes Programming	58
3.3.9.	Option bytes Description	59
3.3.10.	Page Erase/Program Protection	60
3.3.11.	Security Protection	60
3.4.	FMC registers	61
3.4.1.	Flash reserved register (FMC_RESR)	61
3.4.2.	Flash unlock key register (FMC_UKEYR)	61
3.4.3.	Flash option byte operation unlock key register (FMC_OBKEYR)	62
3.4.4.	Flash control/status register (FMC_CSR)	62
3.4.5.	Flash command register (FMC_CMR)	63
3.4.6.	Flash command address register (FMC_AR)	64
3.4.7.	Flash option byte register (FMC_OPTR)	65
3.4.8.	Flash Page Erase/Program Protection register (FMC_WPR)	65
3.4.9.	Flash unlock key register2 (FMC_UKEYR2)	66
3.4.10.	Flash control/status register2 (FMC_CSR2)	66
3.4.11.	Flash command register2 (FMC_CMR2)	67
3.4.12.	Flash command address register2 (FMC_AR2)	68
3.4.13.	Flash wait state control register (FMC_WSCR)	68
3.4.14.	Flash Product reserved ID code register1 (FMC_RES_ID1)	69
3.4.15.	Flash Product reserved ID code register2 (FMC_RES_ID2)	69
4.	Reset and clock control unit (RCC)	71
4.1.	Reset Control Unit (RCU)	71
4.1.1.	Introduction	71
4.1.2.	Function Description	71
4.2.	Clock Control Unit (CCU)	72
4.2.1.	Introduction	72
4.2.2.	Main features	74
4.2.3.	Function description	74
4.3.	RCC registers	78
4.3.1.	Global Clock control register (RCC_GCCR)	78
4.3.2.	Global Clock configuration register (RCC_GCFGR)	80
4.3.3.	Global Clock interrupt register (RCC_GCIR)	83
4.3.4.	APB2 Reset Control Register (RCC_APB2RCR)	87
4.3.5.	APB1 Reset Control Register (RCC_APB1RCR)	89
4.3.6.	AHB Clock Control Register (RCC_AHBCCR)	92
4.3.7.	APB2 Clock Control Register (RCC_APB2CCR)	94
4.3.8.	APB1 clock Control Register (RCC_APB1CCR)	97
4.3.9.	Backup Domain Control Register (RCC_BDCR)	100

4.3.10.	Global Control/Status Register (RCC_GCSR)	101
4.3.11.	AHB Reset Control Register (RCC_AHBRCCR)	103
4.3.12.	Global Clock configuration register 2 (RCC_GCFGR2)	104
4.3.13.	RCC Deep-sleep mode voltage register (RCC_DEEPSLEEP_VC)	106
4.3.14.	AHB2 Clock Control Register (RCC_AHB2CCR)	106
4.3.15.	APB2 Clock Control Register2 (RCC_APB2CCR2)	107
4.3.16.	APB1 Clock Control Register2 (RCC_APB1CCR2)	108
4.3.17.	AHB2 Reset Control Register (RCC_AHB2RCR)	109
4.3.18.	APB2 Reset Control Register2 (RCC_APB2RCR2)	110
4.3.19.	APB1 Reset Control Register2 (RCC_APB1RCR2)	111
4.3.20.	Global Clock configuration register3 (RCC_GCFGR3)	111
4.3.21.	Global PLLT Clock control register (RCC_GPLLTCCR)	112
4.3.22.	Global PLLT Clock interrupt register (RCC_GPLLTIR)	113
4.3.23.	PLLT configuration register (RCC_PLLTCFGR)	114
5.	General-purpose and alternate-function I/Os	117
5.1.	Introduction	117
5.2.	Main features	117
5.3.	Function description	117
5.3.1.	GPIO pin configuration	118
5.3.2.	External interrupt/wakeup lines	119
5.3.3.	Input configuration	119
5.3.4.	Analog configuration	120
5.3.5.	Output configuration	120
5.3.6.	Alternate functions (AF)	121
5.4.	Remapping function I/O and debug configuration	126
5.4.1.	Introduction	126
5.4.2.	Main features	126
5.4.3.	JTAG/SWD AF remapping	126
5.4.4.	ADC AF remapping	127
5.4.5.	TIMER AF remapping	127
5.4.6.	USART AF remapping	130
5.4.7.	I2C AF remapping	131
5.4.8.	SPI AF remapping	131
5.4.9.	I2S AF remapping	132
5.4.10.	CAN AF remapping	132
5.4.11.	Ethernet AF remapping	133
5.4.12.	DCI AF remapping	133
5.4.13.	LCD AF remapping	134
5.4.14.	CLK pins AF remapping	135
5.4.15.	GPIO locking function	135
5.5.	GPIO registers	135

5.5.1.	GPIO port control register 1 (GPIOx_CTLR1) (x=A..H,I).....	135
5.5.2.	GPIO port control register 2 (GPIOx_CTLR2) (x=A..H,I).....	138
5.5.3.	GPIO port data input register (GPIOx_DIR) (x=A..H,I)	139
5.5.4.	GPIO port data output register (GPIOx_DOR) (x=A..H,I).....	140
5.5.5.	GPIO port bit operation register (GPIOx_BOR) (x=A..H,I)	140
5.5.6.	GPIO port bit clear register (GPIOx_BCR) (x=A..H,I)	141
5.5.7.	GPIO port configuration lock register (GPIOx_LOCKR) (x=A,B).....	141
5.5.8.	Event control register (AFIO_ECR).....	142
5.5.9.	AFIO port configuration register 1 (AFIO_PCFR1).....	143
5.5.10.	EXTI source selection register 1 (AFIO_ESSR1)	147
5.5.11.	EXTI source selection register 2 (AFIO_ESSR2)	147
5.5.12.	EXTI source selection register 3 (AFIO_ESSR3)	148
5.5.13.	EXTI source selection register 4 (AFIO_ESSR4)	149
5.5.14.	AFIO port configuration register 2 (AFIO_PCFR2).....	149
5.5.15.	AFIO port configuration register 3 (AFIO_PCFR3).....	151
5.5.16.	AFIO port configuration register 4 (AFIO_PCFR4).....	154
5.5.17.	AFIO port configuration register 5 (AFIO_PCFR5).....	158
5.5.18.	AFIO port configuration register 6 (AFIO_PCFR6).....	161
6.	CRC Calculation Unit.....	166
6.1.	Introduction.....	166
6.2.	Main feature.....	166
6.3.	Function Description.....	167
6.4.	CRC Register.....	167
6.4.1.	CRC Data Register (CRC_DTR)	167
6.4.2.	CRC Free Data Register (CRC_FDTR)	168
6.4.3.	CRC Control Register (CRC_CTLR)	168
7.	Interrupts and events	170
7.1.	Introduction.....	170
7.2.	Main features	170
7.3.	Function description	170
7.3.1.	NVIC and exception/interrupt processing.....	170
7.3.2.	External Interrupt and Event (EXTI).....	174
7.4.	EXTI registers	176
7.4.1.	Interrupt enable register (EXTI_IER)	176
7.4.2.	Event enable register (EXTI_EER)	176
7.4.3.	Rising edge trigger enable register (EXTI_RTE)	177
7.4.4.	Falling edge trigger enable register (EXTI_FTE)	177
7.4.5.	Software interrupt event register (EXTI_SIE)	177
7.4.6.	Pending register (EXTI_PD).....	178

8. Direct memory access controller (DMA)	179
8.1. Introduction	179
8.2. Main features	179
8.3. Function description	179
8.3.1. DMA transfers.....	179
8.3.2. Arbitration among channels	181
8.3.3. Next address generation algorithm	181
8.3.4. Circulation mode	181
8.3.5. Memory to memory mode.....	182
8.3.6. Interrupt requests.....	182
8.3.7. DMA channel configuration procedure	183
8.3.8. DMA Request Mapping	183
8.4. DMA registers	188
8.4.1. DMA interrupt status register (DMA_IFR)	188
8.4.2. DMA interrupt flag clear register (DMA_ICR)	188
8.4.3. DMA channel x control register (DMA_CTLRx).....	189
8.4.4. DMA channel x remain counter (DMA_RCNTx).....	190
8.4.5. DMA channel x peripheral base address register (DMA_PBARx).....	191
8.4.6. DMA channel x memory base address register (DMA_MBARx)	191
8.4.7. DMA additional configuration register (DMA_ACR).....	192
9. Timer (TIMERx)	193
9.1. Advanced timer (TIMER1/8)	194
9.1.1. Introduction	194
9.1.2. Main features.....	194
9.1.3. Function description	194
9.1.4. TIMER1/8 registers.....	223
9.2. General timers (TIMER2/3/4/5)	246
9.2.1. Introduction	246
9.2.2. Main features.....	246
9.2.3. Function description	246
9.2.4. TIMER2/3/4/5 registers	267
9.3. Basic timer (TIMER6/7)	285
9.3.1. Introduction	285
9.3.2. Main features.....	285
9.3.3. Function description	286
9.3.4. TIMER6/7 registers.....	288
9.4. General timer (TIMER9/12)	292
9.4.1. Introduction	292
9.4.2. Main features.....	292
9.4.3. Function description	293

9.4.4.	TIMER9/12 registers	316
9.5.	General timer (TIMER10/11/13/14)	328
9.5.1.	Introduction	328
9.5.2.	Main features	328
9.5.3.	Function description	328
9.5.4.	TIMER10/11/13/14 registers	344
10.	Ethernet (ETH).....	354
10.1.	Introduction	354
10.2.	Main features.....	354
10.2.1.	Block Diagram	355
10.2.2.	MAC 802.3 Ethernet Packet.....	356
10.2.3.	Ethernet pins	356
10.3.	Function description.....	358
10.3.1.	Interface configuration.....	358
10.3.2.	MAC	362
10.3.3.	MAC statistics counters: MSC	373
10.3.4.	Wake Up Management: WUM	374
10.3.5.	Precision time protocol: PTP	377
10.3.6.	DMA controller.....	381
10.3.7.	Ethernet interrupts	401
10.4.	Ethernet register descriptions.....	403
10.4.1.	Ethernet MAC configuration register (ETH_MAC_CFR).....	403
10.4.2.	Ethernet MAC frame filter register (ETH_MAC_FRMFR).....	405
10.4.3.	Ethernet MAC hash list high register (ETH_MAC_HLHR).....	407
10.4.4.	Ethernet MAC hash list low register (ETH_MAC_HLLR).....	407
10.4.5.	Ethernet MAC PHY address register (ETH_MAC_PHYAR).....	408
10.4.6.	Ethernet MAC MII data register (ETH_MAC_PHYDR)	409
10.4.7.	Ethernet MAC flow control register (ETH_MAC_FCTLR).....	409
10.4.8.	Ethernet MAC flow control threshold register (ETH_MAC_FCTHR).....	411
10.4.9.	Ethernet MAC VLAN tag register (ETH_MAC_VLTR).....	412
10.4.10.	Ethernet MAC remote wakeup frame filter register (ETH_MAC_RWFRR)	412
10.4.11.	Ethernet MAC WUM register (ETH_MAC_WUMR).....	413
10.4.12.	Ethernet MAC interrupt status register (ETH_MAC_ISR)	414
10.4.13.	Ethernet MAC interrupt mask register (ETH_MAC_IMR)	415
10.4.14.	Ethernet MAC address 0 high register (ETH_MAC_ADDR0H)	415
10.4.15.	Ethernet MAC address 0 low register (ETH_MAC_ADDR0L)	416
10.4.16.	Ethernet MAC address 1 high register (ETH_MAC_ADDR1H)	416
10.4.17.	Ethernet MAC address1 low register (ETH_MAC_ADDR1L)	417
10.4.18.	Ethernet MAC address 2 high register (ETH_MAC_ADDR2H)	417
10.4.19.	Ethernet MAC address 2 low register (ETH_MAC_ADDR2L)	418
10.4.20.	Ethernet MAC address 3 high register (ETH_MAC_ADDR3H)	419

10.4.21.	Ethernet MAC address 3 low register (ETH_MAC_ADDR3L)	419
10.4.22.	Ethernet MSC control register (ETH_MSC_CTLR)	420
10.4.23.	Ethernet MSC receive interrupt status register (ETH_MSC_RISR).....	420
10.4.24.	Ethernet MSC transmit interrupt status register (ETH_MSC_TISR).....	421
10.4.25.	Ethernet MSC receive interrupt mask register (ETH_MSC_RIMR)	422
10.4.26.	Ethernet MSC transmit interrupt mask register (ETH_MSC_TIMR)	423
10.4.27.	Ethernet MSC transmitted good frames after a single collision counter register (ETH_MSC_SCCNT)	424
10.4.28.	Ethernet MSC transmitted good frames after more than a single collision counter register (ETH_MSC_MSCCNT).....	424
10.4.29.	Ethernet MSC transmitted good frames counter register (ETH_MSC_TGFCNT)	424
10.4.30.	Ethernet MSC received frames with CRC error counter register (ETH_MSC_RFCECNT) 425	
10.4.31.	Ethernet MSC received frames with alignment error counter register (ETH_MSC_RFAECNT)	425
10.4.32.	Ethernet MSC received good unicast frames counter register (ETH_MSC_RGUFCNT)	426
10.4.33.	Ethernet PTP time stamp control register (ETH_PTP_TSCTLR).....	426
10.4.34.	Ethernet PTP subsecond increment register (ETH_PTP_SSINCR).....	427
10.4.35.	Ethernet PTP time stamp high register (ETH_PTP_TMSHR).....	428
10.4.36.	Ethernet PTP time stamp low register (ETH_PTP_TMSLR).....	428
10.4.37.	Ethernet PTP time stamp high update register (ETH_PTP_TMSHUR)	428
10.4.38.	Ethernet PTP time stamp low update register (ETH_PTP_TMSLUR).....	429
10.4.39.	Ethernet PTP time stamp addend register (ETH_PTP_TSACNT)	429
10.4.40.	Ethernet PTP expected time high register (ETH_PTP_ETHR).....	430
10.4.41.	Ethernet PTP expected time low register (ETH_PTP_ETLR).....	430
10.4.42.	Ethernet DMA bus control register (ETH_DMA_BCR).....	431
10.4.43.	Ethernet DMA transmit poll enable register (ETH_DMA_TPER).....	432
10.4.44.	Ethernet DMA receive poll enable register (ETH_DMA_RPER)	433
10.4.45.	Ethernet DMA receive descriptor table address register (ETH_DMA_RDTAR).....	433
10.4.46.	Ethernet DMA transmit descriptor table address register (ETH_DMA_TDTAR)	434
10.4.47.	Ethernet DMA status register (ETH_DMA_STR)	435
10.4.48.	Ethernet DMA control register (ETH_DMA_CTLR)	438
10.4.49.	Ethernet DMA interrupt enable register (ETH_DMA_IER)	441
10.4.50.	Ethernet DMA missed frame and buffer overflow counter register (ETH_DMA_MFBOCNT) 443	
10.4.51.	Ethernet DMA current transmit descriptor address register (ETH_DMA_CTDAR).....	444
10.4.52.	Ethernet DMA current receive descriptor address register (ETH_DMA_CRDAR)	445
10.4.53.	Ethernet DMA current transmit buffer address register (ETH_DMA_CTBAR)	445
10.4.54.	Ethernet DMA current receive buffer address register (ETH_DMA_CRBAR)	445
11.	Watchdog (WDG)	447
11.1.	Independent watchdog (IWDG)	447
11.1.1.	Introduction	447
11.1.2.	Main features.....	447

11.1.3.	Function description	447
11.2.	IWDG registers	449
11.2.1.	Control register (IWDG_CTLR).....	449
11.2.2.	Prescaler register (IWDG_PSR).....	449
11.2.3.	Reload register (IWDG_RLDR)	450
11.2.4.	Status register (IWDG_STR)	451
11.3.	Window watchdog (WWDG).....	451
11.3.1.	Introduction	451
11.3.2.	Main features.....	451
11.3.3.	Function description	452
11.4.	WWDG registers.....	453
11.4.1.	Control register (WWDG_CTLR).....	453
11.4.2.	Configuration register (WWDG_CFR)	454
11.4.3.	Status register (WWDG_STR).....	455
12.	Analog to Digital converter (ADC).....	456
12.1.	Introduction	456
12.2.	ADC main features.....	456
12.3.	ADC pins and internal signals.....	457
12.4.	ADC functional description	457
12.4.1	Calibration (ADC_CLB).....	458
12.4.2	ADC clock	459
12.4.3	Regular and inserted channel groups.....	459
12.4.4	Conversion modes.....	459
12.4.5	Analog watchdog	462
12.4.6	Inserted channel management	462
12.4.7	Data alignment	463
12.4.8	Programmable sample time	463
12.4.9	External trigger	464
12.4.10	DMA request.....	465
12.4.11	Temperature sensor and internal reference voltage VREF	465
12.4.12	ADC interrupts.....	466
12.4.13	Programmable resolution (RES) - fast conversion mode	466
12.4.14	Oversampler	466
12.5.	Dual ADC mode	468
12.5.1	Independent mode.....	469
12.5.2	Regular simultaneous mode	469
12.5.3	Inserted simultaneous mode	470
12.5.4	Fast interleaved mode.....	471
12.5.5	Slow interleaved mode.....	471
12.5.6	Alternate trigger mode.....	472

12.5.7	Combined regular simultaneous + inserted simultaneous mode.....	473
12.5.8	Combined regular simultaneous + alternate trigger mode	473
12.5.9	Combined inserted simultaneous + interleaved mode	474
12.6.	ADC registers.....	475
12.6.1.	ADC status register (ADC_STR)	475
12.6.2.	ADC control register 1 (ADC_CTLR1).....	476
12.6.3.	ADC control register 2 (ADC_CTLR2).....	478
12.6.4.	ADC sample time register 1 (ADC_SPT1)	480
12.6.5.	ADC sample time register 2 (ADC_SPT2)	481
12.6.6.	ADC inserted channel data offset register x (ADC_ICOSx) (x=1..4).....	482
12.6.7.	ADC watchdog high threshold register (ADC_AWHT)	482
12.6.8.	ADC watchdog low threshold register (ADC_AWLT).....	483
12.6.9.	ADC regular sequence register 1 (ADC_RSQ1)	483
12.6.10.	ADC regular sequence register 2 (ADC_RSQ2).....	484
12.6.11.	ADC regular sequence register 3 (ADC_RSQ3).....	484
12.6.12.	ADC inserted sequence register (ADC_ISQ)	485
12.6.13.	ADC inserted data register x (ADC_IDTRx) (x= 1..4)	485
12.6.14.	ADC regular data register (ADC_RDTR)	486
12.6.15.	ADC oversample control register (ADC_OVSCR).....	486
13.	Digital-to-analog converter (DAC).....	489
13.1.	DAC introduction.....	489
13.2.	DAC main features	489
13.3.	DAC function description.....	490
13.3.1.	DAC enable	490
13.3.2.	DAC output buffer enable	491
13.3.3.	DAC data format	491
13.3.4.	DAC conversion	491
13.3.5.	DAC output voltage	492
13.3.6.	DMA request.....	492
13.3.7.	DAC trigger	492
13.3.8.	Noise generation.....	493
13.3.9.	Triangle-wave generation.....	494
13.4.	Dual DAC conversion	495
13.4.1.	Independent trigger without wave generation	496
13.4.2.	Independent trigger with same LFSR generation	496
13.4.3.	Independent trigger with different LFSR generation.....	496
13.4.4.	Independent trigger with same triangle generation	497
13.4.5.	Independent trigger with different triangle generation.....	497
13.4.6.	Simultaneous software start.....	497
13.4.7.	Simultaneous trigger without wave generation	498
13.4.8.	Simultaneous trigger with same LFSR generation	498

13.4.9.	Simultaneous trigger with different LFSR generation.....	498
13.4.10.	Simultaneous trigger with same triangle generation	499
13.4.11.	Simultaneous trigger with different triangle generation.....	499
13.5.	DAC registers.....	500
13.5.1.	DAC control register (DAC_CTLR)	500
13.5.2.	DAC software trigger register (DAC_SWTR).....	503
13.5.3.	DAC1 12-bit right-aligned data holding register (DAC1_R12DHR).....	503
13.5.4.	DAC1 12-bit left-aligned data holding register (DAC1_L12DHR).....	504
13.5.5.	DAC1 8-bit right-aligned data holding register (DAC1_R8DHR)	504
13.5.6.	DAC2 12-bit right-aligned data holding register (DAC2_R12DHR).....	505
13.5.7.	DAC2 12-bit left-aligned data holding register (DAC2_L12DHR).....	505
13.5.8.	DAC2 8-bit right-aligned data holding register (DAC2_R8DHR)	505
13.5.9.	Dual DAC 12-bit right-aligned data holding register (DACD_R12DHR)	506
13.5.10.	Dual DAC 12-bit left-aligned data holding register (DACD_L12DHR).....	506
13.5.11.	Dual DAC 8-bit right-aligned data holding register (DACD_R8DHR)	507
13.5.12.	DAC1 output data register (DAC1_ODR)	507
13.5.13.	DAC2 output data register (DAC2_ODR)	508
14.	Inter-integrated circuit (I2C) interface	509
14.1.	Introduction	509
14.2.	Main features.....	509
14.3.	Function description.....	509
14.3.1.	SDA and SCL lines	510
14.3.2.	Data validation.....	511
14.3.3.	Start and stop condition	511
14.3.4.	Clock synchronization	511
14.3.5.	Arbitration.....	512
14.3.6.	I2C communication flow.....	513
14.3.7.	Programming model	513
14.3.8.	Packet error checking	523
14.3.9.	SMBus support.....	523
14.3.10.	Status, errors and interrupts	524
14.4.	I2C registers.....	525
14.4.1.	I2C control register 1 (I2C_CTLR1)	525
14.4.2.	I2C control register 2 (I2C_CTLR2)	526
14.4.3.	I2C own address register 1 (I2C_AR1).....	527
14.4.4.	I2C own address register 2 (I2C_AR2).....	528
14.4.5.	I2C transfer buffer register (I2C_DTR)	528
14.4.6.	I2C transfer status register 1 (I2C_STR1)	529
14.4.7.	I2C transfer status register 2 (I2C_STR2)	531
14.4.8.	I2C clock configure register (I2C_CLKR).....	532
14.4.9.	I2C Rise Time register (I2C_RTR)	532

15. Serial peripheral interface / Inter-IC sound (SPI/I2S)	533
15.1. Introduction	533
15.2. Main features	533
15.2.1. SPI features	533
15.2.2. I2S features	534
15.3. SPI function description	535
15.3.1. Pin configuration(Single wire, default)	535
15.3.2. Pin configuration (Quad wire)	537
15.3.3. SPI slave mode	538
15.3.4. SPI master mode	539
15.3.5. SPI quad wire operation in master mode	540
15.3.6. SPI simplex communication	541
15.3.7. Data Rx and Tx procedures	541
15.3.8. CRC calculation	542
15.3.9. Status flags and error flags	543
15.3.10. Disabling the SPI	544
15.3.11. DMA requests.....	545
15.3.12. SPI interrupts.....	546
15.4. I2S function description	546
15.4.1. General description	546
15.4.2. Supported audio standards	547
15.4.3. Clock generator.....	555
15.4.4. Operation	558
15.4.5. DMA features.....	562
15.5. SPI registers	563
15.5.1. SPI control register 1 (SPI_CTLR1).....	563
15.5.2. SPI control register 2 (SPI_CTLR2).....	564
15.5.3. SPI status register (SPI_STR)	565
15.5.4. SPI data register (SPI_DTR).....	567
15.5.5. SPI CRC polynomial register (SPI_CPR).....	567
15.5.6. SPI RX CRC register (SPI_RCR).....	567
15.5.7. SPI TX CRC register (SPI_TCR).....	568
15.5.8. SPI I2S control register (SPI_I2SCTLR)	568
15.5.9. SPI I2S clock prescaler register (SPI_I2SCKP)	570
15.5.10. SPI quad wire control register (SPI_QWCR).....	570
16. Backup registers (BKP)	572
16.1. Introduction	572
16.2. Main features	572
16.3. Function description	572
16.3.1. RTC clock calibration	572

16.3.2.	Tamper_1 detection	573
16.3.3.	Tamper_2 detection	573
16.3.4.	Waveform detection	573
16.4.	BKP registers	573
16.4.1.	Backup data register x (BKP_DRx) (x= 1..42)	574
16.4.2.	RTC clock calibration register (BKP_RCCR)	574
16.4.3.	Tamper pin control register1 (BKP_TPCR1)	575
16.4.4.	Tamper interrupt event register (BKP_TIER)	575
16.4.5.	Tamper pin control register2 (BKP_TPCR2)	576
17.	Universal synchronous asynchronous receiver transmitter (USART)	578
17.1.	Introduction	578
17.2.	Main features	578
17.3.	Function description	579
17.3.1.	USART transmitter	580
17.3.2.	USART receiver	581
17.3.3.	Reception errors	582
17.3.4.	Baud rate generation	582
17.3.5.	Multi-processor communication	583
17.3.6.	LIN mode	583
17.3.7.	Half-duplex communication mode	584
17.3.8.	Synchronous mode	584
17.3.9.	Smartcard (ISO7816) mode	585
17.3.10.	IrDA SIR ENDEC mode	587
17.3.11.	Hardware flow control	588
17.3.12.	DMA requests	589
17.3.13.	USART interrupts	590
17.4.	USART registers	591
17.4.1.	USART status register (USART_STR)	591
17.4.2.	USART data register (USART_DR)	593
17.4.3.	USART baud rate register (USART_BRR)	594
17.4.4.	USART control register 1 (USART_CTLR1)	594
17.4.5.	USART control register 2 (USART_CTLR2)	596
17.4.6.	USART control register 3 (USART_CTLR3)	597
17.4.7.	USART guard time and prescaler register (USART_GTPR)	599
17.4.8.	USART control register 4 (USART_CTLR4)	600
17.4.9.	USART receiver timeout register (USART_RTR)	601
17.4.10.	USART status register2 (USART_STR2)	602
18.	MCU Debug (MCUDBG)	604
18.1.	Introduction	604
18.2.	Function description	604

18.2.1.	Debug support for low-power mode.....	604
18.2.2.	Debug support for timer, i2c,bxCAN, wwdg and iwdg.....	604
18.3.	MCUDBG registers.....	604
18.3.1.	MCUDBG ID code register (MCUDBG_IDR).....	604
18.3.2.	MCUDBG control register (MCUDBG_CTLR).....	605
19.	Real-time Clock(RTC).....	609
19.1.	Introduction.....	609
19.2.	Main feature.....	609
19.3.	Function Description.....	610
19.3.1.	RTC overview.....	610
19.3.2.	RTC reset.....	610
19.3.3.	RTC reading.....	611
19.3.4.	RTC configuration.....	611
19.3.5.	RTC flag assertion.....	611
19.4.	RTC Register.....	612
19.4.1.	RTC control register1(RTC_CTLR1).....	612
19.4.2.	RTC control register2(RTC_CTLR2).....	613
19.4.3.	RTC prescaler load register1 (RTC_PLR1).....	614
19.4.4.	RTC prescaler load register2(RTC_PLR2).....	614
19.4.5.	RTC prescaler divider register1 (RTC_PREDIV1).....	615
19.4.6.	RTC prescaler divider register2 (RTC_PREDIV2).....	615
19.4.7.	RTC counter register1(RTC_CNT1).....	615
19.4.8.	RTC counter register2 (RTC_CNT2).....	616
19.4.9.	RTC alarm register1(RTC_ALRMR1).....	616
19.4.10.	RTC alarm register2 (RTC_ALAMR2).....	616
20.	External memory controller (EXMC).....	617
20.1.	Introduction.....	617
20.2.	Main feature.....	617
20.3.	Function description.....	618
20.3.1.	EXMC Architecture.....	618
20.3.2.	Basic regulation of EXMC access.....	618
20.3.3.	External device address mapping.....	619
20.3.4.	NOR Flash/PSRAM controller.....	624
20.3.5.	Nand Flash or PC Card controller.....	643
20.3.6.	SDRAM controller.....	648
20.4.	EXMC registers.....	653
20.4.1.	NOR/PSRAM controller registers.....	653
20.4.2.	NAND Flash/PC card controller registers.....	658
20.4.3.	SQPI-PSRAM controller registers.....	664
20.4.4.	SDRAM controller registers.....	667

21. Controller Area Network (bxCAN)	674
21.1. Introduction	674
21.2. Main features	674
21.3. Function description	675
21.3.1. Working mode	675
21.3.2. Communication modes	676
21.3.3. Data transmission	677
21.3.4. Data reception	679
21.3.5. Filtering Function	680
21.3.6. Time-triggered communication	683
21.3.7. Communication parameters	683
21.3.8. Error flags	685
21.3.9. bxCAN interrupts	686
21.4. bxCAN registers	687
21.4.1. CAN control register (CAN_CTLR)	687
21.4.2. CAN status register (CAN_STR)	688
21.4.3. CAN transmit status register (CAN_TSTR)	689
21.4.4. CAN receive FIFO0 register (CAN_RFR0)	691
21.4.5. CAN receive FIFO1 register (CAN_RFR1)	692
21.4.6. CAN interrupt enable register (CAN_IER)	693
21.4.7. CAN error register (CAN_ER)	694
21.4.8. CAN bit timing register (CAN_BTR)	695
21.4.9. CAN transmit mailbox identifier register (CAN_TMIRx) (x=0..2)	696
21.4.10. CAN transmit mailbox property register (CAN_TMPRx) (x=0..2)	697
21.4.11. CAN transmit mailbox data0 register (CAN_TMD0Rx) (x=0..2)	697
21.4.12. CAN transmit mailbox data1 register (CAN_TMD1Rx) (x=0..2)	698
21.4.13. CAN receive FIFO mailbox identifier register (CAN_RFMIRx) (x=0..1)	698
21.4.14. CAN receive FIFO mailbox property register (CAN_RFMPRx) (x=0..1)	699
21.4.15. CAN receive FIFO mailbox data0 register (CAN_RFMD0Rx) (x=0..1)	700
21.4.16. CAN receive FIFO mailbox data1 register (CAN_RFMD1Rx) (x=0..1)	700
21.4.17. CAN filter control register (CAN_FCTL)	701
21.4.18. CAN filter mode register (CAN_FMR)	701
21.4.19. CAN filter scale register (CAN_FSR)	702
21.4.20. CAN filter associated FIFO register (CAN_FAFR)	702
21.4.21. CAN filter working register (CAN_FWR)	703
21.4.22. CAN filter x data y register (CAN_FxDyR) (x=0..27, y=0..1)	703
22. Secure digital input/output interface (SDIO)	705
22.1. SDIO main features	705
22.2. SDIO bus topology	705
22.3. SDIO functional description	708
22.3.1. SDIO adapter	708

22.3.2.	AHB interface	710
22.3.3.	SDIO state machine	710
22.4.	Card functional description	713
22.4.1.	Card registers.....	713
22.4.2.	Commands	714
22.4.3.	Responses.....	725
22.4.4.	Two status fields of the card.....	729
22.5.	Programming sequence	736
22.5.1.	Card identification	736
22.5.2.	No Data Commands.....	737
22.5.3.	Single Block or Multiple Block write	738
22.5.4.	Single Block or Multiple Block read.....	739
22.5.5.	Stream write and Stream read (MMC only)	740
22.5.6.	Erase	742
22.5.7.	Bus width selection.....	742
22.5.8.	Protection management.....	743
22.5.9.	Card Lock/Unlock Operation	743
22.6.	Specific operations	746
22.6.1.	SD I/O specific operations.....	746
22.6.2.	CE-ATA specific operations	749
22.7.	HW flow control	750
22.8.	SDIO registers.....	750
22.8.1.	SDIO power register (SDIO_POWER)	750
22.8.2.	SDIO clock control register (SDIO_CLKCTLR).....	751
22.8.3.	SDIO parameter register (SDIO_PARA)	752
22.8.4.	SDIO command register (SDIO_CMD).....	752
22.8.5.	SDIO command response register (SDIO_RESPCMD)	753
22.8.6.	SDIO response register (SDIO_RESPx x=1-4).....	754
22.8.7.	SDIO data timeout register (SDIO_DTTR).....	754
22.8.8.	SDIO data length register (SDIO_DTLEN)	755
22.8.9.	SDIO data control register (SDIO_DTCTLR).....	755
22.8.10.	SDIO data counter register (SDIO_DTCNT)	757
22.8.11.	SDIO status register (SDIO_STR)	757
22.8.12.	SDIO interrupt clear register (SDIO_ICR).....	759
22.8.13.	SDIO interrupt enable register (SDIO_IER).....	760
22.8.14.	SDIO FIFO counter register (SDIO_FIFOCNT)	762
22.8.15.	SDIO FIFO data register (SDIO_FIFO).....	763
23.	Universal serial bus on-the-go Full-Speed interface (USB OTG_FS)	764
23.1.	Introduction	764
23.2.	Main features.....	764
23.2.1.	General features	764

23.2.2.	Host-mode features	765
23.2.3.	Device-mode features	765
23.3.	Function description.....	766
23.3.1.	USB 2.0 OTG Full-Speed core	766
23.3.2.	OTG Full-Speed PHY.....	767
23.4.	OTG_FS operation.....	767
23.4.1.	OTG mode	768
23.4.2.	Host mode.....	769
23.4.3.	Peripheral mode.....	775
23.5.	USB OTG_FS FIFO.....	779
23.5.1.	Host FIFO architecture.....	780
23.5.2.	Peripheral FIFO architecture.....	782
23.5.3.	FIFO RAM allocation.....	783
23.6.	SOF trigger	785
23.6.1.	Host SOFs	786
23.6.2.	Peripheral SOFs	786
23.7.	Power options	786
23.8.	OTG_FS interrupts	787
23.9.	USB system performance.....	788
23.10.	OTG_FS registers	789
23.10.1.	OTG_FSRs memory map.....	790
23.10.2.	USB OTG_FS global registers	790
23.10.3.	Host control and status registers.....	815
23.10.4.	Device control and status registers.....	828
23.10.5.	OTG_FS Power and clock control register (OTG_FS_PCCTLR)	855
24.	Digital Camera Interface(DCI)	857
24.1.	Introduction	857
24.2.	Main features.....	857
24.3.	Function description.....	857
24.3.1.	DCI architecture	857
24.3.2.	Pins, Clocks and Resets.....	858
24.3.3.	Signal Synchronous	858
24.3.4.	Embedded Sync Detect	858
24.3.5.	Window Function	859
24.3.6.	Data Padding and DMA Interface.....	860
24.3.7.	Status, errors and interrupts.....	861
24.4.	DCI registers	861
24.4.1.	DCI Control Register (DCI_CTLR).....	861
24.4.2.	DCI Status Register (DCI_STR).....	862

24.4.3.	DCI Flag Register (DCI_FIR)	863
24.4.4.	DCI Interrupt Mask Register (DCI_IMR)	863
24.4.5.	DCI Masked Flag Register (DCI_MFR)	864
24.4.6.	DCI Clear Flag Register (DCI_CFR)	864
24.4.7.	DCI Embedded Sync Code Register (DCI_ECR).....	865
24.4.8.	DCI Embedded Sync Code Mask Register (DCI_ECMR).....	865
24.4.9.	DCI Window Start Position Register (DCI_WSPR)	866
24.4.10.	DCI Window Size Register (DCI_WSZR)	866
24.4.11.	DCI Pixel Buffer Register (DCI_PBR).....	867
25.	TFT(LCD) Display Interface (TLDI)	868
25.1.	Introduction	868
25.2.	Main features.....	868
25.3.	Function description.....	868
25.3.1.	Pins, Clocks and Resets.....	869
25.3.2.	Display Timing Configuration	869
25.3.3.	AHB Interface	870
25.3.4.	Pixel Layer FIFO	871
25.3.5.	Pixel Format.....	871
25.3.6.	Layer Window.....	871
25.3.7.	Blending	871
25.3.8.	Dithering.....	872
25.3.9.	Status, errors and interrupts.....	872
25.4.	TLDI registers.....	873
25.4.1.	TLDI Synchronous Pulse Size Configuration Register (TLDI_PSOCR).....	873
25.4.2.	TLDI Back Porch Size Configuration Register (TLDI_BPSCR)	873
25.4.3.	TLDI Active Size Configuration Register (TLDI_ASCR).....	874
25.4.4.	TLDI Total Size Configuration Register (TLDI_TSCR)	874
25.4.5.	TLDI control register (TLDI_CTLR).....	875
25.4.6.	TLDI reload Layer configuration register (TLDI_RLCR)	876
25.4.7.	TLDI background value configuration register (TLDI_BVCR)	877
25.4.8.	TLDI interrupt mask register (TLDI_IMR).....	877
25.4.9.	TLDI interrupt flag status register (TLDI_STR).....	878
25.4.10.	TLDI clear flag register (TLDI_CFR).....	879
25.4.11.	TLDI line reach flag configuration register (TLDI_LRFR)	879
25.4.12.	TLDI current pixel position register (TLDI_CPPR).....	880
25.4.13.	TLDI current interface status register (TLDI_CISR)	880
25.4.14.	TLDI layer x control register (TLDI_LxCTLR).....	881
25.4.15.	TLDI layer x horizontal window configuration register (TLDI_LxHWCR)	881
25.4.16.	TLDI layer x vertical window configuration register (TLDI_LxVWCR)	882
25.4.17.	TLDI layer x color key value register (TLDI_LxCKVR).....	882
25.4.18.	TLDI layer x pixel format register (TLDI_LxPFR).....	883
25.4.19.	TLDI layer x specified alpha register (TLDI_LxSAR)	883

25.4.20.	TLDI layer x default color register (TLDI_LxDCR).....	884
25.4.21.	TLDI layer x blending method register (TLDI_LxBMR).....	884
25.4.22.	TLDI layer x frame buffer start address register (TLDI_LxFBSAR)	885
25.4.23.	TLDI layer x frame buffer length register (TLDI_LxFBLLR).....	885
25.4.24.	TLDI layer x frame buffer line number register (TLDI_LxFBLNR).....	886
25.4.25.	TLDI layer x LUT write register (TLDI_LxLUTWR).....	886
26.	Cryptographic Acceleration Unit (CAU).....	888
26.1.	Introduction	888
26.2.	Main features.....	888
26.3.	Function description.....	888
26.3.1.	CAU Architecture	888
26.3.2.	Data swapping.....	889
26.3.3.	AES calculation	890
26.3.4.	DES/TDES calculation	890
26.3.5.	ECB mode.....	890
26.3.6.	CBC mode	891
26.3.7.	CTR mode.....	892
26.3.8.	CAU interrupt.....	893
26.4.	CAU registers.....	893
26.4.1.	CAU control register (CAU_CTLR)	893
26.4.2.	CAU status Flag register (CAU_SFR)	895
26.4.3.	CAU data input register (CAU_DI)	896
26.4.4.	CAU data output register (CAU_DO).....	896
26.4.5.	CAU DMA control register (CAU_DCTLR).....	896
26.4.6.	CAU interrupt enable register (CAU_IER)	897
26.4.7.	CAU interrupt status flag register (CAU_IFR)	897
26.4.8.	CAU enabled interrupt status register (CAU_EIFR)	898
26.4.9.	CAU key registers (CAU_K0...3(H/L)R)	898
26.4.10.	CAU initialization vector registers (CAU_IV0...1(H/L)R).....	900
27.	Hash Acceleration Unit (HAU).....	902
27.1.	Introduction	902
27.2.	Main features.....	902
27.3.	Function description.....	902
27.3.1.	HAU Architecture	902
27.3.2.	Input Data	903
27.3.3.	Input Data Padding.....	904
27.3.4.	Data swapping.....	904
27.3.5.	HASH calculation	904
27.3.6.	HMAC Mode	905
27.3.7.	Interrupt.....	905

27.4.	HAU registers	905
27.4.1.	HAU control register (HAU_CTLR)	905
27.4.2.	HAU data input register (HAU_DI)	907
27.4.3.	HAU start register (HAU_STR)	907
27.4.4.	HAU digest output registers (HAU_DOR0..4/5/6/7).....	908
27.4.5.	HAU interrupt enable register (HAU_IER)	911
27.4.6.	HAU interrupt flag register (HAU_IFR)	911
28.	Random number generator (RNG)	913
28.1.	Introduction	913
28.2.	Main feature	913
28.3.	Function Description	913
28.4.	RNG Register	914
28.4.1.	RNG Control Register (RNG_CTLR)	914
28.4.2.	RNG Status Register (RNG_STR)	915
28.4.3.	RNG Data Register (RNG_DTR).....	916

List of Figures

Figure 1-1 Cortex™-M3 block diagram	34
Figure 1-2 GD32F20x Connectivity line series system architecture	35
Figure 1-3 GD32F20x memory map.....	37
Figure 2-1 Power supply overview.....	44
Figure 2-2 Waveform of the POR/PDR	46
Figure 2-3 Waveform of the LVD threshold	47
Figure 4-1 the system reset circuit	72
Figure 5-1 The basic structure of standard I/O Port bit and five-volt tolerant I/O Port bit	118
Figure 5-2 Input floating/pull up/pull down configurations of I/O Port bit.....	119
Figure 5-3 Analog configuration of I/O Port bit.....	120
Figure 5-4 The Output configuration of I/O Port bit.....	121
Figure 5-5 The Alternate Function configuration of I/O Port bit.....	122
Figure 6-1 Block Diagram of CRC Calculation Unit	167
Figure 7-1 Block diagram of EXTI.....	174
Figure 8-1 DMA interrupt generation logic.....	182
Figure 8-2 DMA1 request mapping	184
Figure 8-3 DMA2 request mapping	186
Figure 9-1 Advanced timer block diagram	195
Figure 9-2 Counter timing diagram with prescaler division change from 1 to 2.....	196
Figure 9-3 Counter timing diagram with prescaler division change from 1 to 4.....	196
Figure 9-4 Counter timing diagram, internal clock divided by 1	197
Figure 9-5 Counter timing diagram, internal clock divided by 2	198
Figure 9-6 Counter timing diagram, internal clock divided by 4	198
Figure 9-7 Counter timing diagram, internal clock divided by N	199
Figure 9-8 Counter timing diagram, update event when ARSE=0	199
Figure 9-9 Counter timing diagram, update event when ARSE=1	200
Figure 9-10 Counter timing diagram, internal clock divided by 1	201
Figure 9-11 Counter timing diagram, internal clock divided by 2	201
Figure 9-12 Counter timing diagram, internal clock divided by 4.....	202
Figure 9-13 Counter timing diagram, internal clock divided by N	202
Figure 9-14 Counter timing diagram, update event when repetition counter is not used.	203
Figure 9-15 Counter timing diagram, internal clock divided by 1, TIMERx_CARL=0x5	204
Figure 9-16 Counter timing diagram, internal clock divided by 1	204
Figure 9-17 Counter timing diagram, internal clock divided by 1, TIMERx_CARL=0x5	205
Figure 9-18 Counter timing diagram, internal clock divided by N	205
Figure 9-19 Counter timing diagram, update event with ARSE=1(counter underflow)	206
Figure 9-20 Counter timing diagram, Update event with ARSE=1 (counter overflow)	206
Figure 9-21 Update rate examples depending on mode and TIMERx_CREP.....	207
Figure 9-22 Control circuit in normal mode, internal clock divided by 1	208

Figure 9-23 Capture/compare channel (example: channel 1 input stage).....	209
Figure 9-24 Capture/compare channel 1 main circuit.....	210
Figure 9-25 Output stage of capture/compare channel (channel 1 to 3).....	210
Figure 9-26 Output stage of capture/compare channel (channel 4).....	211
Figure 9-27 Output compare mode, toggle on OC1.....	211
Figure 9-28 Complementary output with dead-time insertion.....	212
Figure 9-29 Dead-time waveforms with delay greater than the negative pulse.....	213
Figure 9-30 Dead-time waveforms with delay greater than the positive pulse.....	213
Figure 9-31 Output behavior in response to a break (The break input is acting on high level)	214
Figure 9-32 Single pulse mode.....	215
Figure 9-33 Example of counter operation in encoder interface mode.....	216
Figure 9-34 Example of encoder interface mode with TI1FP1 polarity inverted.....	216
Figure 9-35 Control circuit in restart mode.....	217
Figure 9-36 Control circuit in pause mode.....	218
Figure 9-37 Control circuit in trigger mode.....	218
Figure 9-38 Timer1 Master/Slave mode timer example.....	219
Figure 9-39 Triggering timer 1 with Enable of timer 2.....	220
Figure 9-40 Triggering timer 1 with update of timer 2.....	221
Figure 9-41 Gating timer 1 with enable of timer 2.....	221
Figure 9-42 Gating timer 1 with OC1REF of timer 2.....	222
Figure 9-43 Triggering timer 1 and timer2 with timer2's TI1 input.....	223
Figure 9-44 General timer block diagram(TIMER2/3/4/5).....	247
Figure 9-45 Counter timing diagram with prescaler division change from 1 to 2.....	247
Figure 9-46 Counter timing diagram with prescaler division change from 1 to 4.....	248
Figure 9-47 Counter timing diagram, internal clock divided by 1.....	249
Figure 9-48 Counter timing diagram, internal clock divided by 2.....	249
Figure 9-49 Counter timing diagram, internal clock divided by 4.....	250
Figure 9-50 Counter timing diagram, internal clock divided by N.....	250
Figure 9-51 Counter timing diagram, update event when ARSE=0.....	251
Figure 9-52 Counter timing diagram, update event when ARSE=1.....	251
Figure 9-53 Counter timing diagram, internal clock divided by 1.....	252
Figure 9-54 Counter timing diagram, internal clock divided by 2.....	253
Figure 9-55 Counter timing diagram, internal clock divided by 4.....	253
Figure 9-56 Counter timing diagram, internal clock divided by N.....	254
Figure 9-57 Counter timing diagram, update event.....	254
Figure 9-58 Counter timing diagram, internal clock divided by 1, TIMERx_CARL = 0x5... ..	255
Figure 9-59 Counter timing diagram, internal clock divided by 2.....	256
Figure 9-60 Counter timing diagram, internal clock divided by 4, TIMERx_CARL=0x63... ..	256
Figure 9-61 Counter timing diagram, internal clock divided by N.....	257
Figure 9-62 Counter timing diagram, update event with ARSE=1(counter underflow).....	257
Figure 9-63 Counter timing diagram, Update event with ARSE=1 (counter overflow).....	258
Figure 9-64 Control circuit in normal mode, internal clock divided by 1.....	259
Figure 9-65 Capture/compare channel (example: channel 1 input stage).....	260

Figure 9-66 Capture/compare channel 1 main circuit	261
Figure 9-67 Output stage of capture/compare channel (channel 1).....	261
Figure 9-68 Output compare mode, toggle on OC1	262
Figure 9-69 Single pulse mode	263
Figure 9-70 Example of counter operation in encoder interface mode	264
Figure 9-71 Example of encoder interface mode with TI1FP1 polarity inverted	265
Figure 9-72 Control circuit in restart mode.....	265
Figure 9-73 Control circuit in pause mode	266
Figure 9-74 Control circuit in trigger mode	266
Figure 9-75 Master/Slave mode timer example.....	267
Figure 9-76 General timer block diagram (TIMER6 and TIMER7).....	286
Figure 9-77 Counter timing diagram with prescaler division change from 1 to 2	286
Figure 9-78 Counter timing diagram with prescaler division change from 1 to 4	287
Figure 9-79 Counter timing diagram in normal mode, internal clock divided by 1	288
Figure 9-80 General timer block diagram (TIMER9 and TIMER12)	293
Figure 9-81 Counter timing diagram with prescaler division change from 1 to 2	294
Figure 9-82 Counter timing diagram with prescaler division change from 1 to 4	294
Figure 9-83 Counter timing diagram, internal clock divided by 1	295
Figure 9-84 Counter timing diagram, internal clock divided by 2.....	296
Figure 9-85 Counter timing diagram, internal clock divided by 4.....	296
Figure 9-86 Counter timing diagram, internal clock divided by N	297
Figure 9-87 Counter timing diagram, update event when ARSE=0	297
Figure 9-88 Counter timing diagram, update event when ARSE=1	298
Figure 9-89 Counter timing diagram, internal clock divided by 1	299
Figure 9-90 Counter timing diagram, internal clock divided by 2.....	299
Figure 9-91 Counter timing diagram, internal clock divided by 4.....	300
Figure 9-92 Counter timing diagram, internal clock divided by N	300
Figure 9-93 Counter timing diagram, update event	301
Figure 9-94 Counter timing diagram, internal clock divided by 1, TIMERx_CARL = 0x5... 302	302
Figure 9-95 Counter timing diagram, internal clock divided by 2.....	302
Figure 9-96 Counter timing diagram, internal clock divided by 4, TIMERx_CARL=0x63... 303	303
Figure 9-97 Counter timing diagram, internal clock divided by N	303
Figure 9-98 Counter timing diagram, update event with ARSE=1(counter underflow)	304
Figure 9-99 Counter timing diagram, Update event with ARSE=1 (counter overflow)	304
Figure 9-100 Control circuit in normal mode, internal clock divided by 1.....	305
Figure 9-101 Capture/compare channel (example: channel 1 input stage).....	306
Figure 9-102 Capture/compare channel 1 main circuit.....	307
Figure 9-103 Output stage of capture/compare channel (channel 1).....	307
Figure 9-104 Output compare mode, toggle on OC1.....	308
Figure 9-105 Single pulse mode	309
Figure 9-106 Control circuit in restart mode	310
Figure 9-107 Control circuit in pause mode	311
Figure 9-108 Control circuit in trigger mode	311
Figure 9-109 Timer9 Master/Slave mode timer example	312

Figure 9-110 Triggering timer 9 with Enable of timer 2.....	313
Figure 9-111 Triggering timer9 with update of timer2	314
Figure 9-112 Gating Timer9 with enable of timer 2	314
Figure 9-113 Gating Timer9 with OC1REF of timer 2.....	315
Figure 9-114 Triggering Timer9 and Timer2 with Timer2's TI1 input.....	316
Figure 9-115 General timer block diagram (TIMER10/11/13/14).....	328
Figure 9-116 Counter timing diagram with prescaler division change from 1 to 2	329
Figure 9-117 Counter timing diagram with prescaler division change from 1 to 4	329
Figure 9-118 Counter timing diagram, internal clock divided by 1	330
Figure 9-119 Counter timing diagram, internal clock divided by 2.....	331
Figure 9-120 Counter timing diagram, internal clock divided by 4.....	331
Figure 9-121 Counter timing diagram, internal clock divided by N.....	332
Figure 9-122 Counter timing diagram, update event when ARSE=0	332
Figure 9-123 Counter timing diagram, update event when ARSE=1	333
Figure 9-124 Counter timing diagram, internal clock divided by 1.....	334
Figure 9-125 Counter timing diagram, internal clock divided by 2.....	334
Figure 9-126 Counter timing diagram, internal clock divided by 4.....	335
Figure 9-127 Counter timing diagram, internal clock divided by N	335
Figure 9-128 Counter timing diagram, update event.....	336
Figure 9-129 Counter timing diagram, internal clock divided by 1, TIMERx_CARL = 0x5	337
Figure 9-130 Counter timing diagram, internal clock divided by 2.....	337
Figure 9-131 Counter timing diagram, internal clock divided by 4, TIMERx_CARL=0x63	338
Figure 9-132 Counter timing diagram, internal clock divided by N	338
Figure 9-133 Counter timing diagram, update event with ARSE=1(counter underflow)....	339
Figure 9-134 Counter timing diagram, Update event with ARSE=1 (counter overflow).....	339
Figure 9-135 Counter timing diagram in normal mode, internal clock divided by 1	340
Figure 9-136 Capture/compare channel (example: input stage)	341
Figure 9-137 Capture/compare channel 1 main circuit.....	341
Figure 9-138 Output stage of capture/compare channel.....	342
Figure 9-139 Output compare mode, toggle on OC1.....	342
Figure 9-140 Single pulse mode	344
Figure 10-1 ETH module block diagram	355
Figure 10-2 MAC/Tagged MAC frame format	356
Figure 10-3 Media independent interface signals	359
Figure 10-4 Reduced media-independent interface signals.....	361
Figure 10-5 Wakeup frame filter register	375
Figure 10-6 System time update using the Fine correction method	378
Figure 10-7 Descriptor ring and chain structure	382
Figure 10-8 Transmit descriptor	387
Figure 10-9 Receive descriptor	395
Figure 10-10 MAC module interrupt masking scheme	401
Figure 10-11 Interrupt scheme	402
Figure 10-12 Wakeup frame filter register	413
Figure 11-1 Independent watchdog block diagram	448

Figure 11-2 Window watchdog block diagram	452
Figure 11-3 Window watchdog timing diagram	453
Figure 12-1 ADC module block diagram.....	458
Figure 12-2 Single conversion mode.....	459
Figure 12-3 Continuous conversion mode	460
Figure 12-4 Scan conversion mode, continuous enable.....	460
Figure 12-5 Scan conversion mode, continuous disable.....	461
Figure 12-6 Discontinuous conversion mode	462
Figure 12-7 Data alignment	463
Figure 12-8 20-bit to 16-bit result truncation	467
Figure 12-9 Numerical example with 5-bits shift and rounding.....	467
Figure 12-10 Dual ADC block diagram	469
Figure 12-11 Regular simultaneous mode on 16 channels	470
Figure 12-12 Inserted simultaneous mode on 4 channels.....	470
Figure 12-13 Fast interleaved mode on 1 channel in continuous conversion mode.....	471
Figure 12-14 Slow interleaved mode on 1 channel	472
Figure 12-15 Alternate trigger: inserted channel group	472
Figure 12-16 Alternate trigger: inserted channels in discontinuous mode.....	473
Figure 12-17 Regular simultaneous + alternate trigger mode	474
Figure 12-18 Trigger occurs during inserted conversion	474
Figure 12-19 Interleaved single channel with inserted sequence CH1, CH2	474
Figure 13-1 shows the DAC block diagram of a DAC	490
Figure 13-2 Timing diagram for conversion with trigger disabled DTEN = 0;	492
Figure 13-3 DAC LFSR register calculation algorithm.....	493
Figure 13-4 DAC conversion(SW trigger enabled)with LFSR wave generation	494
Figure 13-5 DAC triangle wave generation	495
Figure 13-6 DAC conversion (SW trigger enabled) with triangle wave generation.....	495
Figure 14-1 I2C module block diagram	510
Figure 14-2 Data validation	511
Figure 14-3 Start and stop condition	511
Figure 14-4 Clock synchronization	512
Figure 14-5 SDA Line arbitration	512
Figure 14-6 I2C communication flow with 7-bit address.....	513
Figure 14-7 I2C communication flow with 10-bit address.....	513
Figure 14-8 Programming model for slave transmitting	515
Figure 14-9 Programming model for slave receiving	516
Figure 14-10 Programming model for master transmitting	518
Figure 14-11 Programming model for master receiving using Solution A	520
Figure 14-12 Programming model for master receiving using Solution B.....	522
Figure 15-1 Single master/ single slave application.....	535
Figure 15-2 SPI data clock timing diagram	537
Figure 15-3 SPI data clock timing in quad wire mode(SCKPL=1,SCKPH=0)	538
Figure 15-4 Transmission using DMA	545
Figure 15-5 Reception using DMA.....	545

Figure 15-6 I2S block diagram.....	547
Figure 15-7 I2S Phillips standard timing diagram (DTLEN=00, CHLEN=0, CKPL=0)	548
Figure 15-8 I2S Phillips standard timing diagram (DTLEN=00, CHLEN=0, CKPL=1)	548
Figure 15-9 I2S Phillips standard timing diagram (DTLEN=10, CHLEN=1, CKPL=0)	548
Figure 15-10 I2S Phillips standard timing diagram (DTLEN=10, CHLEN=1, CKPL=1)	548
Figure 15-11 I2S Phillips standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)	549
Figure 15-12 I2S Phillips standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)	549
Figure 15-13 I2S Phillips standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)	549
Figure 15-14 I2S Phillips standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)	549
Figure 15-15 MSB justified standard timing diagram (DTLEN=00, CHLEN=0, CKPL=0)....	550
Figure 15-16 MSB justified standard timing diagram (DTLEN=00, CHLEN=0, CKPL=1)....	550
Figure 15-17 MSB justified standard timing diagram (DTLEN=10, CHLEN=1, CKPL=0)....	550
Figure 15-18 MSB justified standard timing diagram (DTLEN=10, CHLEN=1, CKPL=1)....	550
Figure 15-19 MSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)....	550
Figure 15-20 MSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)....	550
Figure 15-21 MSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)....	550
Figure 15-22 MSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)....	551
Figure 15-23 LSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)....	551
Figure 15-24 LSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)....	551
Figure 15-25 LSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)....	551
Figure 15-26 LSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)....	551
Figure 15-27 PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=0).....	552
Figure 15-28 PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=1).....	552
Figure 15-29 PCM standard short frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=0).....	552
Figure 15-30 PCM standard short frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=1).....	552
Figure 15-31 PCM standard short frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=0).....	553
Figure 15-32 PCM standard short frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=1).....	553
Figure 15-33 PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=0).....	553
Figure 15-34 PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=1).....	553
Figure 15-35 PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=0).....	553
Figure 15-36 PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=1).....	554
Figure 15-37 PCM standard long frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=0).....	554
Figure 15-38 PCM standard long frame synchronization mode timing diagram (DTLEN=10,	

CHLEN=1, CKPL=1).....	554
Figure 15-39 PCM standard long frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=0).....	554
Figure 15-40 PCM standard long frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=1).....	554
Figure 15-41 PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=0).....	554
Figure 15-42 PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=1).....	555
Figure 15-43 Block diagram of I2S clock generator	555
Figure 17-1 USART module block diagram.....	580
Figure 17-2 USART character frame (9 bits data and 1 stop bit).....	581
Figure 17-3 Frame error detection and break frame detection in LIN mode	583
Figure 17-4 Example of USART in synchronous mode	584
Figure 17-5 8-bit format USART synchronous waveform (LBCP=1)	585
Figure 17-6 ISO7816-3 frame format	585
Figure 17-7 IrDA SIR ENDEC module	588
Figure 17-8 IrDA data modulation.....	588
Figure 17-9 Hardware flow control between two USARTs	589
Figure 17-10 Hardware flow control.....	589
Figure 17-11 USART interrupt mapping diagram	591
Figure 19-1 Block diagram of RTC	610
Figure 19-2 RTC second and alarm waveform example (PR = 3, ALARM = 2).....	612
Figure 19-3 RTC second and overflow waveform example (PR = 3)	612
Figure 20-1 The EXMC block diagram	618
Figure 20-2 EXMC memory banks	619
Figure 20-3 Four regions of bank1 address mapping.....	620
Figure 20-4 NAND/PC Card address mapping	622
Figure 20-5 Diagram of bank2 common space	622
Figure 20-6 SDRAM address mapping	623
Figure 20-7 Mode 1 read access	627
Figure 20-8 Mode 1 write access	627
Figure 20-9 Mode A read access.....	628
Figure 20-10 Mode A write access.....	629
Figure 20-11 Mode 2/B read access	630
Figure 20-12 Mode 2 write access	630
Figure 20-13 Mode B write access	631
Figure 20-14 Mode C read access	632
Figure 20-15 Mode C write access	632
Figure 20-16 Mode D read access	634
Figure 20-17 Mode D write access	634
Figure 20-18 Multiplex mode read access.....	636
Figure 20-19 Multiplex mode write access.....	636
Figure 20-20 Read access timing diagram under asy-wait signal assertion	638

Figure 20-21 Write access timing diagram under asy-wait signal assertion	638
Figure 20-22 Synchronous burst read timing	640
Figure 20-23 Synchronous burst write timing.....	641
Figure 20-24 SPI-PSRAM access	642
Figure 20-25 SQPI-PSRAM access.....	643
Figure 20-26 QPI-PSRAM access	643
Figure 20-27 Access timing of common memory space of Nand flash or PC card Controller	646
Figure 20-28 SDRAMC block diagram	649
Figure 20-29 Read access when FIFO not hit (BR=1, CL=2, MCLK=2, PRD=2)	650
Figure 20-30 Read access when FIFO hit (BR=1).....	651
Figure 20-31 initialization sequence of SDRAM controller	652
Figure 20-32 Process for self-refresh entry and exit.....	652
Figure 20-33 Process for power-down entry and exit.....	653
Figure 21-1 CAN module block diagram.....	675
Figure 21-2 Transmission register	677
Figure 21-3 State of transmission mailbox	678
Figure 21-4 Reception register	679
Figure 21-5 32-bit filter	680
Figure 21-6 16-bit filter	681
Figure 21-7 32-bit mask mode filter	681
Figure 21-8 32-bit list mode filter	681
Figure 21-9 32-bit filter number.....	681
Figure 21-10 Filtering index	682
Figure 21-11 The bit time	684
Figure 22-1 SDIO “no response” and “no data” operations	706
Figure 22-2 SDIO multiple blocks read operation	707
Figure 23-3 SDIO multiple blocks write operation	707
Figure 22-4 SDIO sequential read operation	707
Figure 23-5 SDIO sequential write operation.....	708
Figure 22-6 SDIO block diagram.....	708
Figure 22-7 Read wait control by stopping SDIO_CLK.....	746
Figure 22-8 Read Wait operation using SDIO_DAT2	747
Figure 22-9 Function2 read cycle inserted during Function1 multiple read cycle	747
Figure 22-10 Read Interrupt Cycle Timing	748
Figure 22-11 Write Interrupt Cycle Timing.....	748
Figure 22-12 Multiple Block 4-Bit Read Interrupt Cycle Timing	749
Figure 22-13 Multiple Block 4-Bit Write Interrupt Cycle Timing	749
Figure 22-14 the operation for command completion disable signal	750
Figure 23-1 USB OTG full-speed block diagram.....	766
Figure 23-2 OTG A-B device connection	768
Figure 23-3 USB host-only connection.....	770
Figure 23-4 USB peripheral-only connection	776
Figure 24-5 USB OTG core	779

Figure 23-6 Host-mode FIFO address mapping and AHB FIFO access mapping	780
Figure 23-7 Device-mode FIFO address mapping and AHB FIFO access mapping	782
Figure 23-8 SOF connectivity	785
Figure 23-9 Interrupt hierarchy	788
Figure 23-10 OTG_FSRs memory map	790
Figure 24-1 DCI module block diagram	857
Figure 24-2 DCI signal synchronous diagram	858
Figure 24-3 DCI Embedded sync detect diagram	859
Figure 24-4 DCI window function diagram	859
Figure 24-5 DCI data padding diagram	860
Figure 25-1 TLDI module block diagram	869
Figure 25-2 Display timing diagram	870
Figure 25-3 Block diagram of Blending	872
Figure 26-1 Block Diagram	889
Figure 26-2 ECB mode Diagram	891
Figure 26-3 CBC encryption mode Diagram	891
Figure 26-4 CBC decryption mode Diagram	892
Figure 26-5 CTR mode Diagram	893
Figure 26-6 CAU interrupt	893
Figure 27-1 Block Diagram	903
Figure 27-2 HAU interrupt	905
Figure 28-1 RNG Block Diagram	913

List of Tables

Table 1-1 Each block of SRAM	39
Table 1-2 Boot modes.....	39
Table 2-1 Power saving mode summary	49
Table 3-1 GD32F20X_CL	52
Table 5-1 Basic configuration of the I/O port.....	118
Table 5-2 Advanced timer TIMER1/8	122
Table 5-3 General-purpose timers TIMER2/3/4/5	122
Table 5-4 USARTs	122
Table 5-5 SPIx	123
Table 5-6 I2Sx.....	123
Table 5-7 I2Cx	123
Table 5-8 BxCAN	123
Table 5-9 USB	124
Table 5-10 OTG_FS	124
Table 5-11 SDIO.....	124
Table 5-12 EXMC	125
Table 5-13 ADC.....	125
Table 5-14 DAC.....	125
Table 5-15 Other I/Os	125
Table 5-16 Debug interface signals.....	126
Table 5-17 Debug port mapping	126
Table 5-18 ADC1 external trigger injected conversion AF remapping	127
Table 5-19 ADC1 external trigger regular conversion AF remapping.....	127
Table 5-20 ADC2 external trigger injected conversion AF remapping	127
Table 5-21 ADC2 external trigger regular conversion AF remapping.....	127
Table 5-22 TIMER1 alternate function remapping	127
Table 5-23 TIMER2 alternate function remapping	128
Table 5-24 TIMER3 alternate function remapping	128
Table 5-25 TIMER4 alternate function remapping	128
Table 5-26 TIMER5 alternate function remapping	129
Table 5-27 TIMER8 alternate function remapping	129
Table 5-28 TIMER9 alternate function remapping ⁽¹⁾	129
Table 5-29 TIMER10 alternate function remapping ⁽¹⁾	129
Table 5-30 TIMER11 alternate function remapping ⁽¹⁾	129
Table 5-31 TIMER12 alternate function remapping ⁽¹⁾	129
Table 5-32 TIMER13 alternate function remapping ⁽¹⁾	129
Table 5-33 TIMER14 alternate function remapping ⁽¹⁾	130
Table 5-34 USART1 alternate function remapping.....	130
Table 5-35 USART2 alternate function remapping ⁽¹⁾	130
Table 5-36 USART3 alternate function remapping.....	130

Table 5-37 UART4 alternate function remapping	130
Table 5-38 USART6 alternate function remapping	130
Table 5-39 UART7 alternate function remapping	131
Table 5-40 I2C1 alternate function remapping	131
Table 5-41 I2C2 alternate function remapping	131
Table 5-42 I2C3 alternate function remapping	131
Table 5-43 SPI1 alternate function remapping	131
Table 5-44 SPI2 alternate function remapping	131
Table 5-45 SPI3 alternate function remapping	132
Table 5-46 I2S2 alternate function remapping	132
Table 5-47 I2S3 alternate function remapping	132
Table 5-48 CAN1 alternate function remapping	132
Table 5-49 CAN2 alternate function remapping	132
Table 5-50 ETH alternate function remapping	133
Table 5-51 DCI alternate function remapping	133
Table 5-52 LCD alternate function remapping	134
Table 5-53 OSC32 pins configuration	135
Table 5-54 OSC pins configuration	135
Table 5-55 OSC pins configuration	135
Table 7-1 NVIC exception types in Cortex-M3	171
Table 7-2 Interrupt vector table of Connectivity Line devices	171
Table 7-3 EXTI source	174
Table 8-1 DMA transfer operations (Normal Mode)	180
Table 8-2 DMA transfer operations (Full_Data Mode)	181
Table 8-3 DMA interrupt event	182
Table 8-4 Summary of DMA1 requests for each channel	184
Table 8-5 Summary of DMA2 requests for each channel	186
Table 9-1 Counting direction versus encoder signals	216
Table 9-2 Counting direction versus encoder signals	264
Table 10-1 Ethernet pin configuration	356
Table 10-2 Clock range	359
Table 10-3 RX interface signal encoding	360
Table 10-4 Destination address filtering table	369
Table 10-5 Source address filtering table	370
Table 10-6 Error status in RDES0	397
Table 11-1 Min/max IWDG timeout period at 40 kHz (LSI)	448
Table 11-2 Min-max timeout value at 36 MHz (fPCLK1)	453
Table 12-1 ADC internal signals	457
Table 12-2 ADC pins definition	457
Table 12-3 Symbol definition of analog signal source resistance effect	463
Table 12-4 External trigger for regular channels for ADC1 and ADC2	464
Table 12-5 External trigger for inserted channels for ADC1 and ADC2	464
Table 12-6 External trigger for regular channels for ADC3	464
Table 12-7 External trigger for inserted channels for ADC3	465

Table 12-8 tSAR timings depending on resolution	466
Table 12-9 Maximum output results vs N and M Grayed values indicates truncation	467
Table 13-1 DAC pins	490
Table 13-2 External triggers	493
Table 14-1 Definition of I2C-bus terminology	510
Table 14-2 Event status flags	524
Table 14-3 I2C error flags	524
Table 15-1 SPI interrupt requests	546
Table 15-2 I2S bitrate calculation formulas	555
Table 15-3 Audio sampling frequency calculation formulas	555
Table 15-4 Audio sampling frequency configuration and precision using SYSCLK	556
Table 15-5 Audio sampling frequency configuration and precision using 25MHz and PLL3	557
Table 15-6 Audio sampling frequency configuration and precision using 14.7456MHz and PLL3	557
Table 15-7 Direction of I2S interface signals for each operation mode	558
Table 15-8 I2S interrupt	559
Table 17-1 USART important pins description	579
Table 17-2 Stop bits configuration	581
Table 17-3 USART interrupt requests	590
Table 20-1 SDRAM mapping	623
Table 20-2 NOR Flash interface signals function	624
Table 20-3 PSRAM no-muxed signal function	624
Table 20-4 SQPI-PSRAM signal function	625
Table 20-5 EXMC bank 1 supports all transactions	625
Table 20-6 NOR / PSRAM controller timing parameters	626
Table 20-7 EXMC timing models	626
Table 20-8 Mode 1 related registers configuration	627
Table 20-9 Mode A related registers configuration	629
Table 20-10 Mode 2/B related registers configuration	631
Table 20-11 mode C related registers configuration	633
Table 20-12 Mode D related registers configuration	634
Table 20-13 multiplex mode related registers configuration	636
Table 20-14 Timing configurations of synchronous multiplexed read mode	640
Table 20-15 Timing configurations of synchronous multiplexed write mode	641
Table 20-16 8-bit or 16-bit nand flash interface signal	644
Table 20-17 16-bit PC card interface signal	644
Table 20-18 Bank2/3/4 of EXMC support the memory and access mode	644
Table 20-19 Nand flash or PC card programmable parameters	645
Table 20-20 IO definition of SDRAM controller	649
Table 22-1 SDIO I/O definitions	709
Table 22-2 Command format	715
Table 22-3 Card Command Classes (CCCs)	716
Table 22-4 Basic Commands (class 0)	717

Table 22-5 Block-Oriented Read Commands (class 2)	719
Table 22-6 Stream read commands (class 1) and Stream write commands (class 3)	720
Table 22-7 Block-Oriented Write Commands (class 4)	720
Table 22-8 Erase Commands (class 5)	721
Table 22-9 Block Oriented Write Protection Commands (class 6)	722
Table 22-10 Lock Card (class 7)	722
Table 22-11 Application-specific Commands (class 8)	723
Table 22-12 I/O Mode Commands (class 9)	724
Table 22-13 Switch Function Commands (class 10)	725
Table 22-14 Response R1	726
Table 22-15 Response R2	726
Table 22-16 Response R3	726
Table 22-17 Response R4 for MMC	727
Table 22-18 Response R4 for SD I/O	727
Table 22-19 Response R5 for MMC	727
Table 22-20 Response R5 for SD I/O	728
Table 22-21 Response R6	728
Table 22-22 Response R7	728
Table 22-23 Card Status	729
Table 22-24 SD Status	732
Table 22-25 Performance Move Field	733
Table 22-26 AU_SIZE Field	734
Table 22-27 Maximum AU size	734
Table 22-28 Erase Size Field	735
Table 22-29 Erase Timeout Field	735
Table 22-30 Erase Offset Field	735
Table 22-31 Lock card data structure	744
Table 22-32 response type and SDIO_RESPx register	754
Table 23-1 I/O Lines description	768
Table 23-2 Minimum duration for soft disconnect	831
Table 24-1 PINs used by DCI	858
Table 24-2 Memory view in byte padding mode	860
Table 24-3 Memory view in half-word padding mode	860
Table 24-4 Status/Error Flags	861
Table 25-1 Pins of display interface provided by TLDI	869
Table 25-2 Supported Pixel Formats	871
Table 25-3 Status Flags	872
Table 25-4 Error flags	873

1. System and memory architecture

The system architecture of the GD32F20x series of devices that includes the ARM® Cortex™-M3 processor, bus architecture and memory organization will be described in the following sections. The Cortex™-M3 processor is a next generation processor core which offers many new features. Integrated and advanced features make the Cortex™-M3 processor suitable for market products that require microcontrollers with high performance and low power consumption. In brief, the Cortex™-M3 processor includes three AHB buses known as ICode, DCode and System buses. All memory accesses of the Cortex™-M3 processor are executed on the three buses according to the different purposes and the target memory spaces. The memory organization uses a Harvard architecture, pre-defined memory map and up to 4 GB of memory space, making the system flexible and extendable.


1.1. ARM Cortex-M3 processor

The Cortex™-M3 processor is a general-purpose 32-bit processor core especially suitable for products requiring high performance and low power consumption microcontrollers. It offers many new features such as a Thumb-2 instruction sets, hardware divider, low latency interrupt respond time, atomic bit-banding access and multiple buses for simultaneous accesses. The Cortex™-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex™-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, System bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrumentation Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Embedded Trace Macrocell (ETM)

The following figure shows the Cortex™-M3 processor block diagram. For more information, refer to the ARM® Cortex™-M3 Technical Reference Manual.

Figure 1-1 Cortex™-M3 block diagram




1.2. System architecture

The system architecture of the GD32F20x series is shown in the following figure. The AHB matrix based on AMBA 3.0 AHB-LITE is a multi-layer AHB, which enables parallel access paths between multiple masters and slaves in the system. There are seven masters on the AHB matrix, including ICode, DCode, system bus of the Cortex™-M3 core, DMA1, DMA2, Ethernet and TLDI. The ICode bus is the instruction bus and also used for vector fetches from the Code region (0x0000 0000 ~ 0x1FFF FFFF) to the Cortex™-M3 core. The DCode bus is used for loading/ storing data and also for debug access of the Code region. Similarly, the System bus is used for instruction/vector fetches, data loading/storing and debugging access of the system regions. The System regions include the internal SRAM region, the external memory region and the Peripheral region. The AHB matrix consists of eight slaves, including ICode and DCode interfaces of the flash memory controller, internal SRAM1, SRAM2, SRAM3, external memory controller, system AHB and AHB2.

The system AHB connects with almost the AHB peripherals including two AHB-to-APB bridges which provide full synchronous connections between the system AHB and the two APB buses. The two APB buses connect with all the APB peripherals. APB1 is limited to 60 MHz, APB2 operates at full speed (up to 120 MHz depending on the device).

These are interconnected using a multilayer AHB bus architecture as shown in Figure below:


Figure 1-2 GD32F20x Connectivity line series system architecture



1.3. Memory map

The ARM® Cortex™-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. The instruction code and data are both located in the same memory address space but in different address ranges. Program memory, data memory, registers and I/O ports are organized within the same linear 4-Gbyte address space which is the maximum address range of the Cortex™-M3 since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex™-M3 processor to reduce the software complexity of repeated implementation of different device vendors. However, some regions are used by the ARM® Cortex™-M3 system peripherals. The following figure shows the memory map of the GD32F20x series of devices, including Code, SRAM, peripheral, and other pre-defined regions. Each peripheral of either type is allocated 1KB of space. This allows simplifying the address decoding for each peripheral. The APB1 peripherals are located at the address region from 0x4000 0000 to 0x4000 FFFF, while the APB2 peripherals are located from 0x4001 0000 to 0x4001 7FFF. The address region from 0x4001 8000 to 0x5003 FFFF is used by AHB1 peripherals. And the address region from 0x5004 0000 to 0x5FFF FFFF is used by AHB2 peripherals.

Figure 1-3 GD32F20x memory map



1.3.1. Bit-banding

In order to reduce the time of read-modify-write operations, the Cortex™-M3 processor provides a bit-banding function to perform a single atomic bit operation. The memory map includes two bit-band regions. These occupy the SRAM and Peripherals respectively. These bit-band regions map each word in an alias region of memory to a bit in a bit-band region of memory.

A mapping formula shows how to reference each word in the alias region to a corresponding bit, or target bit, in the bit-band region. The mapping formula is:

$$\text{bit_word_addr} = \text{bit_band_base} + (\text{byte_offset} \times 32) + (\text{bit_number} \times 4)$$

where:

- Bit_word_addr is the address of the word in the alias memory region that maps to the targeted bit.
- Bit_band_base is the starting address of the alias region.
- Byte_offset is the number of the byte in the bit-band region that contains the targeted bit.
- Bit_number is the bit position (0-7) of the targeted bit.

For example, to access bit 7 of address 0x2000 0200, the bit-band alias is:

$$\text{bit_word_addr} = 0x2200\ 0000 + (0x200 \times 32) + (7 \times 4) = 0x2200\ 401C$$

Writing to address 0x2200 401C will cause bit 7 of address 0x2000 0200 change while a read to address 0x2200 401C will return 0x01 or 0x00 according to the value of bit 7 at the SRAM address 0x2000 0200.

1.3.2. On-chip SRAM memory

The GD32F20x series of devices contain up to 384 KB of on-chip SRAM which starts at the address 0x2000 0000. It supports byte, half-word (16 bits), and word (32 bits) accesses. On-chip SRAM is divided into three blocks, including SRAM1, SRAM2, and SRAM3. Each one owns a dedicated port connected to the AHB bus matrix. It means that they can be accessed simultaneously. The location and the capacity of them are shown below.

Table 1-1 Each block of SRAM

Block	Capacity	Location
SRAM1	112KB	0x2000 0000 ~ 0x2001 BFFF
SRAM2	16KB	0x2001 C000 ~ 0x2001 FFFF
SRAM3	256KB	0x2002 0000 ~ 0x2005 FFFF

1.3.3. On-chip Flash memory

The GD32F20x series of devices provide up to 3072 KB of on-chip flash memory. Read accesses can be performed 32 bits per cycle without any wait state. Besides, all of byte, half-word (16 bits) and word (32 bits) read accesses are supported. The flash memory can be programmed half-word (16 bits) or word (32 bits) at a time. Each page of the flash memory can be erased individually. The whole flash memory space except information blocks can be erased at a time.

1.4. Boot configuration

The GD32F20x series of devices provide three kinds of boot sources which can be selected using the BOOT1 and BOOT0 pins. The values on the BOOT pins are latched on the 4th rising edge of SYSCLK after a reset. It is up to the user to set the BOOT1 and BOOT0 pins after a power-on reset or a system reset to select the required boot source. The details are shown in the following table.

Table 1-2 Boot modes

Selected boot source	Boot mode selection pins	
	Boot1	Boot0
Main Flash Memory	x	0
System Memory	0	1
On-chip SRAM	1	1

After power-on sequence or a system reset, the ARM® Cortex™-M3 processor fetches the top-of-stack value from address 0x0000 0000 and the base address of boot code from 0x0000 0004 in sequence. Then, it starts executing code from the base address of boot code.

Due to the selected boot source, either the main flash memory (original memory space beginning at 0x0800 0000) or the system memory (original memory space beginning at 0x1FFF B000) is aliased in the boot memory space which begins at the address 0x0000 0000. When the on-chip SRAM whose memory space is beginning at 0x2000 0000 is selected as the boot source, in the application initialization code, you have to relocate the vector table in SRAM using the NVIC exception table and offset register.

The embedded boot loader is located in the System memory, which is used to reprogram the Flash memory. In GD32F20x devices, the boot loader can be activated through the USART1 interface.

1.5. Device electronic signature


Connectivity line devices (GD32F20X_CL) are GD32F205xx and GD32F207xx microcontrollers which the flash memory density ranges from 256 to 3072 Kbytes.

The device electronic signature contains memory size information and the 96-bit unique device ID. It is stored in the information block of the Flash memory. The 96-bit unique device ID is unique for any device. It can be used as serial numbers, or part of security keys, etc.

1.5.1. Memory size information

Base address: 0x1FFFF7E0

The value is factory programmed and can never be altered by user.





Bits	Fields	Descriptions
15:0	FLASH_SIZE[15:0]	Flash memory size The value indicates the Flash memory size of the device in Kbytes. Example: 0x0020 indicates 32 Kbytes.

1.5.2. Unique device ID (96 bits)

Base address: 0x1FFFF7E8


The value is factory programmed and can never be altered by user.



Bits	Fields	Descriptions
31:0	UNIQUE_ID[31:0]	Unique device ID
15:0	UNIQUE_ID[31:16]	This field value is reserved for a future feature

Address offset: 0x04


The value is factory programmed and can never be altered by user.



Bits	Fields	Descriptions
31:0	UNIQUE_ID[63:32]	Unique device ID

Address offset: 0x08


The value is factory programmed and can never be altered by user.



Bits	Fields	Descriptions
31:0	UNIQUE_ID[95:64]	Unique device ID

1.6. System configuration registers

Base address: 0x4002 103C



rw

Bits	Fields	Descriptions
7	CEE	Code execution efficiency 0: Default code execution efficiency. 1: Code execution efficiency enhancement

Note: Only bit[7] can be read-modify-write, other bits are not permitted.

2. Power control (PWR)

2.1. Introduction

The power consumption is regarded as one of the most important issues for the GD32F20X series of devices which operate from 2.6 to 3.6V power supply and available in -40 to +85°C temperature range. In order to reduce the power consumption and allow the application to achieve the best tradeoff between the conflicting demands of CPU operating time, speed and power consumption, The PWR provide three types of power saving modes, including Sleep, Deep-sleep and Standby mode. There are three power domains, including V_{DD}/V_{DDA} domain, 1.2V domain, and Backup domain, as is shown in the following figure 2-1. The power of the V_{DD}/V_{DDA} domain is supplied by power source, but V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} respectively. An embedded LDO in the V_{DD}/V_{DDA} domain is used to supply the 1.2V domain power. A power switch is implemented for the Backup domain, it can be powered from the V_{BAT} voltage when the main V_{DD} supply is shut down.


2.2. Main features

- Three power domains: Backup, V_{DD}/V_{DDA} and 1.2V domains
- Three power saving modes: Sleep, Deep-sleep and Standby modes
- Internal Voltage regulator(LDO) supplies 1.2 V voltage source
- 84 bytes of backup register powered by V_{BAK} for data protection of user application data when in the Standby mode
- Low Voltage Detector can issue an interrupt or wakeup event when the power is lower than a programmed threshold
- Battery power (V_{BAT}) supply for Backup domain when V_{DD} supply is shut down

2.3. Function description

Figure below provides details on the internal configuration of the PWR and the relevant power domains.

Figure 2-1 Power supply overview



2.3.1. Battery Backup domain

The Backup domain is powered by the V_{DD} or the battery power source (V_{BAT}) selected by the internal power switch, and the V_{BAK} pin which drives Backup Domain, power supply for RTC unit, LSE oscillator, BPOR and BREG, and four pads, including PC13 to PC15 and PI8. In order to ensure the content of the Backup registers and the RTC supply, when V_{DD} supply is shut down, V_{BAT} pin can be connected to an optional standby voltage supplied by a battery or by another source. The power switch is controlled by the Power Down Reset circuit in the V_{DD}/V_{DDA} domain. If no external battery is used in the application, it is recommended to connect V_{BAT} pin externally to V_{DD} pin with a 100nF external ceramic decoupling capacitor.

The Backup domain reset sources includes the Backup domain power-on-reset (BPOR) and the Backup Domain software reset. The BPOR signal forces the device to stay in the reset mode until V_{BAK} is completely powered up. Also the application software can trigger the Backup domain software reset by setting the BKPRST bit in the RCC_BDCR register to reset the Backup domain.

The clock source of the Real Time Clock (RTC) circuit can be derived from the Low Speed Internal RC oscillator (LSI) or the Low Speed External Crystal oscillator (LSE), or HSE clock divided by 128. When V_{DD} is shut down, only LSE is valid for RTC. Before entering the power saving mode by executing the WFI/WFE instruction, the Cortex™-M3 needs to setup the RTC register with an expected wakeup time and enable the wakeup function to achieve the RTC timer wakeup event. After entering the power saving mode for a certain amount of time,

the RTC alarm will be alarmed to wake up the device when the time match event occurs. The details of the RTC configuration and operation will be described in the RTC chapter.

Forty-two 16-bit registers, up to 84 bytes, are provided located in the Backup Domain for user application data storage. These registers are powered by V_{BAK} which constantly supplies power when the V_{DD} power is switched off. The Backup Registers are only reset by the Backup domain power-on-reset or the Backup domain software reset.

When the Backup domain is supplied by V_{DD} (V_{BAK} pin is connected to V_{DD}), the following functions are available:

- PC13 can be used as GPIO, TAMPER_1 pin, RTC Calibration, RTC Alarm or second output.(refer to Chapter 16: Backup registers(BKP))
- PI8 can be used as GPIO, TAMPER_2 pin.(refer to Chapter 16: Backup registers(BKP))
- PC14 and PC15 can be used as either GPIO or LSE Crystal oscillator pins.

When the Backup domain is supplied by V_{BAT} (V_{BAK} pin is connected to V_{BAT}), the following functions are available:

- PC13 can be used as TAMPER_1 pin, RTC Alarm or second output.(refer to Chapter 16: RTC clock calibration register(BKP_RCCR) in the BKP registers)
- PI8 can be used as TAMPER_2 pin only.(refer to Chapter 16: Backup registers(BKP))
- PC14 and PC15 can be used as LSE Crystal oscillator pins only.

Note: Since PC13, PC14, PC15 and PI8 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 and PI8 should not exceed 2MHz when they are in output mode.

2.3.2. V_{DD}/V_{DDA} power domain

V_{DD}/V_{DDA} domain includes two parts: V_{DD} domain and V_{DDA} domain. V_{DD} domain includes HSE (High Speed External Crystal oscillator), LDO (Voltage Regulator), POR/PDR (Power On/Down Reset), IWDG (Independent Watch Dog), all pads except PC13 to PC15, etc. V_{DDA} domain includes ADC/DAC (AD/DA Converter), HSI (High Speed Internal RC oscillator), LSI (Low Speed Internal RC oscillator), PLL (Phase Locking Loop), LVD (Low Voltage Detector), etc.


V_{DD} domain

The LDO, which is implemented to supply power for the 1.2V domain, is always enabled after Reset. It can be configured to operate in three different status, including in the Sleep mode (full power on), in the Deep-Sleep mode (on or low power), and in the Standby mode (power off).

The POR/PDR circuit is implemented to detect V_{DD}/V_{DDA} and generate the power reset signal which resets the whole chip except the Backup domain when the supply voltage is lower than the specified threshold. The following figure shows the relationship between the supply voltage and the power reset signal. V_{POR} , which typical value is 2.40V, indicates the threshold of power on reset, while V_{PDR} , which typical value is 2.35V, means the threshold of


power down reset.

Figure 2-2 Waveform of the POR/PDR



V_{DDA} domain

The LVD is used to detect whether the V_{DD}/V_{DDA} supply voltage is lower than a programmed threshold selected by the $LVDT[2:0]$ bits in the Power control register(PWR_CTLR). The LVD is enabled by setting the LVDE bit, and LVDF bit, which in the Power status register(PWR_STR), indicates if V_{DD}/V_{DDA} is higher or lower than the LVD threshold. This event is internally connected to the EXTI line 16 and can generate an interrupt if enabled through the EXTI registers. The following figure shows the relationship between the LVD threshold and the LVD output (LVD interrupt signal depends on EXTI line 16 rising or falling edge configuration).

Figure 2-3 Waveform of the LVD threshold


Generally, digital circuits are powered by V_{DD} , while most of analog circuits are powered by V_{DDA} . To improve the ADC and DAC conversion accuracy, the independent power supply V_{DDA} is implemented to achieve better performance of analog circuits. V_{DDA} can be externally connected to V_{DD} through the external filtering circuit that avoids noise on V_{DDA} , and V_{SSA} should be connected to V_{SS} through the specific circuit independently. Otherwise, if V_{DDA} is different from V_{DD} , V_{DDA} must always be higher, but the voltage difference should not exceed 0.2V.

To ensure a high accuracy on low voltage ADC and DAC, the separate external reference voltage on V_{REF} should be connected to ADC/DAC pins. According to the different packages, V_{REF+} pin must be connected to V_{DDA} pin, V_{REF-} pin must be connected to V_{SSA} pin. The V_{REF} pins are only available on no less than 100-pin packages, while on 64-pin and less-pin packages is not available, for they are internally connected to V_{DDA} and V_{SSA} .

2.3.3. 1.2V power domain

The main functions that include Cortex™-M3 logic, AHB/APB peripherals, the APB interfaces for the Backup domain and the V_{DD}/V_{DDA} domain, etc, are located in this power domain. Once the 1.2V is powered up, the POR will generate a reset sequence on the 1.2V power domain. Subsequently, to enter the expected power saving mode, the associated control bits must be configured. Then, once a WFI (Wait for Interrupt) or WFE (Wait for Event) instruction is executed, the device will enter an expected power saving mode which will be discussed in the following section.

2.3.4. Power saving modes

After a system reset or a power reset, the GD32F20X MCU operates at full function and all power domains are active. Users can achieve lower power consumption through slowing

down the system clocks (HCLK, PCLK1, PCLK2) or gating the clocks of the unused peripherals. Besides, three power saving modes are provided to achieve even lower power consumption, they are Sleep mode, Deep-sleep mode, and Standby mode.

Sleep Mode

The Sleep mode is corresponding to the SLEEPING mode of the Cortex™-M3. In Sleep mode, only clock of Cortex™-M3 is off. To enter the Sleep mode, it is only necessary to clear the SLEEPDEEP bit in the Cortex™-M3 System Control Register, and execute a WFI or WFE instruction. If the Sleep mode is entered by executing a WFI instruction, any interrupt can wake up the system. If it is entered by executing a WFE instruction, any wakeup event can wake up the system. The mode offers the lowest wakeup time as no time is wasted in interrupt entry or exit.

According to the SLEEPONEXIT bit in the Cortex™-M3 System Control Register, there are two options to select the Sleep mode entry mechanism.

- Sleep-now: if the SLEEPONEXIT bit is cleared, the MCU enters Sleep mode as soon as WFI or WFE instruction is executed.
- Sleep-on-exit: if the SLEEPONEXIT bit is set, the MCU enters Sleep mode as soon as it exits from the lowest priority ISR.

Deep-sleep Mode

The Deep-sleep mode is based on the SLEEPDEEP mode of the Cortex™-M3. In Deep-sleep mode, all clocks in the 1.2V domain are off, and all of HSI, HSE and PLL are disabled. The contents of SRAM and registers are preserved. The LDO can operate normally or in low power mode depending on the LDOLP bit in the PWR_CTLR register. Before entering the Deep-sleep mode, it is necessary to set the SLEEPDEEP bit in the Cortex™-M3 System Control Register, and clear the SDBM bit in the PWR_CTLR register. Then, the device enters the Deep-sleep mode after a WFI or WFE instruction is executed. Any interrupt or wakeup event from EXTI lines can wake up the system from the Deep-sleep mode. When exiting the Deep-sleep mode, the HSI is selected as the system clock. Notice that an additional wakeup delay will be incurred if the LDO operates in low power mode.

Note: In order to enter Deep-sleep mode smoothly, all EXTI line pending status (in the EXTI_PD register) and RTC Alarm must be reset. If not, the program will skip the entry process of Deep-sleep mode to continue to executive the following procedure.

Standby Mode

The Standby mode is based on the SLEEPDEEP mode of the Cortex™-M3, too. In Standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of HSI, HSE and PLL are disabled. Before entering the Standby mode, it is necessary to set the SLEEPDEEP bit in the Cortex™-M3 System Control Register, and set the SDBM bit in the PWR_CTLR register, and clear WUF bit in the PWR_STR register. Then, the device enters the Standby mode after a WFI or WFE instruction is executed, and the SBF status flag in the PWR_STR register indicates that the MCU has been in Standby mode. There are four

wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm, the IWDG reset, and the rising edge on WKUP pin. The Standby mode achieves the lowest power consumption, but spends longest time to wake up. Besides, the contents of SRAM and registers (except Backup Registers) are lost in Standby mode. When exiting from the Standby mode, a power-on reset occurs and the Cortex™-M3 will execute instruction code from the 0x0000 0000 address.

Table 2-1 Power saving mode summary

Mode	Sleep	Deep-sleep	Standby
Description	Only CPU clock is off	<ol style="list-style-type: none"> All clocks in the 1.2V domain are off Disable HSI, HSE and PLL 	<ol style="list-style-type: none"> The 1.2V domain is power off Disable HSI, HSE and PLL
LDO Status	On	On or in low power mode	Off
Configuration	SLEEPDEEP = 0	SLEEPDEEP = 1 SDBM = 0	SLEEPDEEP = 1 SDBM = 1, WUFR=1
Entry	WFI or WFE	WFI or WFE	WFI or WFE
Wakeup	Any interrupt for WFI Any event for WFE	Any interrupt or event from EXTI lines	<ol style="list-style-type: none"> NRST pin WKUP pin IWDG reset RTC alarm
Wakeup Latency	None	HSI wakeup time, LDO wakeup time if LDO is in low power mode	Power on sequence

2.4. PWR registers

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

2.4.1. Power control register (PWR_CTLR)

Address offset: 0x00

Reset value: 0x0000 0000 (reset by wakeup from Standby mode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved								BKPWE	LVDT			LVDE	SBFR	WUFR	SDBM	LDOLP
								rw				rw	rc_w1	rc_w1	rw	rw

Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value
8	BKPWE	Backup domain write enable


0: Disenable write access to the registers in Backup domain
 1: Enable write access to the registers in Backup domain
 After reset, any write access to the registers in Backup domain is disabled.
 This bit has to be set to enable write access to these registers.

7:5	LVDT[2:0]	Low voltage detector threshold 000: 2.2V 001: 2.3V 010: 2.4V 011: 2.5V 100: 2.6V 101: 2.7V 110: 2.8V 111: 2.9V
4	LVDE	Low voltage detector enable 0: Disenable Low Voltage Detector 1: Enable Low Voltage Detector
3	SBFR	Standby flag reset 0: No effect 1: Reset the standby flag This bit is always read as 0.
2	WUFR	Wakeup flag reset 0: No effect 1: Reset the wakeup flag This bit is always read as 0.
1	SDBM	Standby mode 0: Enter the Deep-sleep mode when the Cortex™-M3 enters SLEEPDEEP mode 1: Enter the Standby mode when the Cortex™-M3 enters SLEEPDEEP mode
0	LDOLP	LDO low power mode 0: LDO operates normally during the Deep-sleep mode 1: LDO is in low power mode during the Deep-sleep mode

2.4.2. Power status register (PWR_STR)

Address offset: 0x04

Reset value: 0x0000 0000 (not reset by wakeup from Standby mode)



Reserved	WUPE	Reserved	LVDF	SBF	WUF
	rw		r	r	r

Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value
8	WUPE	WKUP pin enable 0: Disenable WKUP pin function 1: Enable WKUP pin function If WUPE is set before entering the power saving mode, a rising edge on the WKUP pin wakes up the system from the power saving mode. As the WKUP pin is active high, it will setup an input pull down mode when this bit is high.
7:3	Reserved	Must be kept at reset value
2	LVDF	Low voltage detector status flag 0: Low voltage event has not occurred (V_{DD} is higher than the specified LVD threshold) 1: Low voltage event occurred (V_{DD} is equal to or lower than the specified LVD threshold) <i>Note: The LVD function is stopped in Standby mode.</i>
1	SBF	Standby flag 0: The device has not been in Standby mode 1: The device has been in Standby mode This bit is cleared only by a POR/PDR or by setting the SBFR bit in the PWR_CTLR register.
0	WUF	Wakeup flag 0: No wakeup event has been received 1: A wakeup event has been received from the WKUP pin or the RTC alarm This bit is cleared only by a POR/PDR or by setting the WUFR bit in the PWR_CTLR register.

3. Flash Memory Controller (FMC)

3.1. Introduction

The flash memory controller, FMC, provides all the necessary functions for the on-chip flash memory. There is no waiting time while CPU executes instructions stored in the first 256K bytes of the flash. It also provides page erase, mass erase, and word/half word program operations for flash memory.

3.2. Main features

- Up to 3 MB of on-chip flash memory for storing instructions/data.
- No waiting time within first 384K bytes when CPU executes instructions (in case that flash size equal to 256K or 512K, all memory is no waiting time). A long delay when CPU fetches the instructions out of the range.
- 2 banks adopted for GD32F20X_CL. Bank1 is used for the first 512KB and bank2 is for the rest capacity.
- Only bank1 is adopted for GD32F20X_CL with flash no more than 512KB.
- The flash page size is 2KB for bank1, 4KB for bank2.
- Word or half word programming, page erase and mass erase operation.
- 16B option bytes block for user application requirements.
- Option bytes are uploaded to the registers on every system reset.
- Flash security protection to prevent illegal code/data access.
- Page erase/program protection to prevent unexpected operation.

3.3. Function description

3.3.1. Flash Memory Architecture

For GD32F20X_CL with flash no more than 512KB, the page size is 2KB. For GD32F20X_CL, bank1 is used for the first 512KB where the page size is 2KB. Bank2 is used for the rest capacity where the page size is 4KB. Each page can be erased individually. The following table shows the details of flash organization.

Table 3-1 GD32F20X_CL

Block	Name	Address Range	size (bytes)
	Page 0	0x0800 0000 - 0x0800 07FF	2KB
	Page 1	0x0800 0800 - 0x0800 0FFF	2KB
	Page 2	0x0800 1000 - 0x0800 17FF	2KB

Main Flash Block		.	.	.	
		.	.	.	
		.	.	.	
		Page 255	0x0807 F800 - 0x0807 FFFF	2KB	
		Page 256	0x0808 0000 - 0x0808 0FFF	4KB	
		Page 257	0x0808 1000 - 0x0808 1FFF	4KB	
Information Block		.	.	.	
		.	.	.	
		.	.	.	
		GD32F20X_CL	Boot loader area	0x1FFF B000 - 0x1FFF F7FF	18KB
		Option bytes Block	Option bytes	0x1FFF F800 - 0x1FFF F80F	16B

NOTE: The Information Block stores the boot loader. This block cannot be programmed or erased by user.

3.3.2. Read operations

The flash can be addressed directly as a common memory space. Any instruction fetch and the data access from the flash are through the IBUS or DBUS from the CPU.

3.3.3. Unlock the FMC_CMCR register

After reset, the FMC_CMCR register is not accessible in write mode, and the LK bit in FMC_CMCR register is 1. An unlocking sequence consists of two write operations to the FMC_UKEYR register to open the access to the FMC_CMCR register. The two write operations are writing 0x45670123 and 0xCDEF89AB to the FMC_UKEYR register. After the two write operations, the LK bit in FMC_CMCR register is reset to 0 by hardware. The software can lock the FMC_CMCR again by set the LK bit in FMC_CMCR register to 1. Any wrong operations to the FMC_UKEYR, set the LK bit to 1, and lock FMC_CMCR register, and lead to a bus error.

The OBPG bit and OBER bit in FMC_CMCR are still protected even the FMC_CMCR is unlocked. The unlocking sequence is two write operations, which are writing 0x45670123 and 0xCDEF89AB to FMC_OBKEYR register. And then the hardware sets the OBWE bit in FMC_CMCR register to 1. The software can reset OBWE bit to 0 to protect the OBPG bit and OBER bit in FMC_CMCR register again.


For the GD32F20X_CL, the FMC_CMCR register is used to configure the operations to bank1 and the option bytes block, while FMC_CMCR2 register is used to configure the program and erase operations to bank2. The lock/unlock mechanism of FMC_CMCR2 register is similar to FMC_CMCR register. The unlock sequence should be written to FMC_UKEYR2 when unlocking FMC_CMCR2.

3.3.4. Page Erase

The FMC provides a page erase function which is used to initialize the contents of a main flash memory page to a high state. Each page can be erased independently without affecting the contents of other pages. The following steps show the access sequence of the registers for a page erase operation.

- Unlock the FMC_CMCR register if necessary.
- Check the BUSY bit in FMC_CSR register to confirm that no flash memory operation is in progress (BUSY equal to 0). Otherwise, wait until the operation has finished.
- Set the PE bit in FMC_CMCR register.
- Write the page absolute address (0x08XX XXXX) into the FMC_AR register.
- Send the page erase command to the FMC by setting the START bit in FMC_CMCR register.
- Wait until all the operations have finished by checking the value of the BUSY bit in FMC_CSR register.
- Read and verify the page if required using a DBUS access.

When the operation is executed successfully, the ENDF in FMC_CSR register is set, and an interrupt will be triggered by FMC if the ENDIE bit in the FMC_CMCR register is set. Note that a correct target page address must be confirmed. Or the software may run out of control if the target erase page is being used to fetch codes or to access data. The FMC will not provide any notification when this occurs. Additionally, the page erase operation will be ignored on erase/program protected pages. In this condition, a flash operation error interrupt will be triggered by the FMC if the ERIE bit in the FMC_CMCR register is set. The software can check the WPEF bit in the FMC_CSR register to detect this condition in the interrupt handler. The following figure shows the page erase operation flow.



For the GD32F20X_CL, FMC_CSR reflects the operation status of bank1, and FMC_CSR2 reflects the operation status of bank2. The page erase procedure applied to bank2 is similar to the procedure applied to bank1. Especially, when erasing page in bank2 under security protection, the address should not only be written to FMC_AR2 but also to FMC_AR.

3.3.5. Mass Erase

The FMC provides a complete erase function which is used to initialize the main flash block contents. The following steps show the mass erase register access sequence.


- Unlock the FMC_CMR register if necessary.
- Check the BUSY bit in FMC_CSR register to confirm that no flash memory operation is in progress (BUSY equal to 0). Otherwise, wait until the operation has finished.
- Set ME bit in FMC_CMR register.
- Send the mass erase command to the FMC by setting the START bit in FMC_CMR register.
- Wait until all the operations have been finished by checking the value of the BUSY bit in FMC_CSR register.

- Read and verify the flash memory if required using a DBUS access.

When the operation is executed successfully, the ENDF in FMC_CSR register is set, and an interrupt will be triggered by FMC if the ENDIE bit in the FMC_CMR register is set. Since all flash data will be modified to a value of 0xFFFF_FFFF, the mass erase operation can be implemented using a program that runs in SRAM or by using the debugging tool that accesses the FMC registers directly.

For the GD32F20X_CL, the mass erase procedure applied to bank2 is similar to the procedure applied to bank1.

The following figure indicates the mass erase operation flow.




3.3.6. Main Flash Programming

The FMC provides a 32-bit word/16-bit half word programming function which is used to modify the main flash memory contents. The following steps show the register access sequence of the word programming operation.

- Unlock the FMC_CMCR register if necessary.
- Check the BUSY bit in FMC_CSR register to confirm that no flash memory operation is in progress (BUSY equal to 0). Otherwise, wait until the operation has finished.
- Set the PG bit in FMC_CMCR register.
- Write a 32-bit word/16-bit half word to desired absolute address (0x08XX XXXX) by DBUS.
- Wait until all the operations have been finished by checking the value of the BUSY bit in FMC_CSR register.
- Read and verify the Flash memory if required using a DBUS access.

When the operation is executed successfully, the ENDF in FMC_CSR register is set, and an interrupt will be triggered by FMC if the ENDIE bit in the FMC_CMCR register is set. Note that the word/half word programming operation checks the address if it has been erased. If the address has not been erased, PGEF bit in the FMC_CSR register will set when program the address except programming 0x0. Additionally, the program operation will be ignored on erase/program protected pages and WPEF bit in FMC_CSR is set. In these conditions, a flash operation error interrupt will be triggered by the FMC if the ERIE bit in the FMC_CMCR register is set. The software can check the PGEF bit or WPEF bit in the FMC_CSR register to detect which condition occurred in the interrupt handler. The following figure displays the word programming operation flow.



For the GD32F20X_CL, the program procedure applied to bank2 is similar to the procedure

applied to bank1.

NOTE: Reading the flash should be avoided when a program/erase operation is ongoing in the same bank. And flash memory accesses failed if the CPU enters the power saving modes.

3.3.7. Option bytes Erase

The FMC provides an erase function which is used to initialize the option bytes block in flash. The following steps show the erase sequence.

- Unlock the FMC_CMCR register if necessary.
- Check the BUSY bit in FMC_CSR register to confirm that no Flash memory operation is in progress (BUSY equal to 0). Otherwise, wait until the operation has finished.
- Unlock the option bytes operation bits in FMC_CMCR register if necessary.
- Wait until OBWE bit is set in FMC_CMCR register.
- Set OBER bit in FMC_CMCR register.
- Send the option bytes erase command to the FMC by setting the START bit in FMC_CMCR register.
- Wait until all the operations have been finished by checking the value of the BUSY bit in FMC_CSR register.
- Read and verify the Flash memory if required using a DBUS access.

When the operation is executed successful, the ENDF in FMC_CSR register is set, and an interrupt will be triggered by FMC if the ENDIE bit in the FMC_CMCR register is set.

3.3.8. Option bytes Programming

The FMC provides a 32-bit word/16-bit half word programming function which is used to modify the option bytes block contents. There are 8 pair option bytes. The MSB is the complement of the LSB in each pair. And when the option bytes are modified, the MSB is generated by FMC automatically, not the value of input data.

The following steps show the programming operation sequence.

- Unlock the FMC_CMCR register if necessary.
- Check the BUSY bit in FMC_CSR register to confirm that no Flash memory operation is in progress (BUSY equal to 0). Otherwise, wait until the operation has finished.
- Unlock the option bytes operation bits in FMC_CMCR register if necessary.
- Wait until OBWE bit is set in FMC_CMCR register
- Set the OBPG bit in FMC_CMCR register.
- A 32-bit word/16-bit half word write at desired address by DBUS.
- Wait until all the operations have been finished by checking the value of the BUSY bit in FMC_CSR register.
- Read and verify the Flash memory if required using a DBUS access.

When the operation is executed successfully, the ENDF in FMC_CSR register is set, and an interrupt will be triggered by FMC if the ENDIE bit in the FMC_CMCR register is set. Note that

the word/half word programming operation checks the address if it has been erased. If the address has not been erased, PGEF bit in the FLASH_CSR register will set when program the address except programming 0x0.

The modified option bytes only take effect after a system reset is generated.

3.3.9. Option bytes Description

The option bytes block is reloaded to FMC_OPTR and FMC_WPR registers after each system reset, and the option bytes take effect. The complement option bytes are the opposite of option bytes. When option bytes reload, if the complement option byte and option byte do not match, the ER bit in FMC_OPTR register is set, and the option byte is set to 0xFF. The ER bit is not set if both the option byte and its complement byte are 0xFF. The following table is the detail of option bytes.

Address	Name	Description
0x1fff f800	OB_RDPT	option byte Security Protection value 0xA5 : no security protection any value except 0xA5 : under security protection
0x1fff f801	OB_RDPT_N	OB_RDPT complement value
0x1fff f802	OB_USER	[7:4]: reserved [3]: BFB2 0: boot from bank2 or bank1 if bank2 is void, when configured boot from main memory 1: boot from bank1, when configured boot from main memory [2]: OB_STDBY_RSTn 0: generator a reset instead of entering standby mode 1: no reset when entering standby mode [1]: OB_DEEPSLEEP_RSTn 0: generator a reset instead of entering Deep-sleep mode 1: no reset when entering Deep-sleep mode [0]: OB_WDG_SW 0: hardware independent watchdog 1: software independent watchdog
0x1fff f803	OB_USER_N	OB_USER complement value
0x1fff f804	OB_DATA[7:0]	user defined data bit 7 to 0
0x1fff f805	OB_DATA_N[7:0]	OB_DATA complement value bit 7 to 0
0x1fff f806	OB_DATA[15:8]	user defined data bit 15 to 8
0x1fff f807	OB_DATA_N[15:8]	OB_DATA complement value bit 15 to 8
0x1fff f808	OB_WP[7:0]	Page Erase/Program Protection bit 7 to 0 0: protection active 1: unprotected

0x1fff f809	OB_WP_N[7:0]	OB_WP complement value bit 7 to 0
0x1fff f80a	OB_WP[15:8]	Page Erase/Program Protection bit 15 to 8
0x1fff f80b	OB_WP_N[15:8]	OB_WP complement value bit 15 to 8
0x1fff f80c	OB_WP[23:16]	Page Erase/Program Protection bit 23 to 16
0x1fff f80d	OB_WP_N[23:16]	OB_WP complement value bit 23 to 16
0x1fff f80e	OB_WP[31:24]	Page Erase/Program Protection bit 31 to 24 OB_WP[30:0]: Each bit is related to 4KB flash protection, that means 2 pages for GD32F20X_CL. Bit 0 configures the first 4KB flash protection, and so on. These bits totally controls the first 124KB flash protection. OB_WP[31]: Bit 31 controls the protection of the rest flash memory.
0x1fff f80f	OB_WP_N[31:24]	OB_WP complement value bit 31 to 24

3.3.10. Page Erase/Program Protection

The FMC provides page erase/program protection functions to prevent inadvertent operations on the Flash memory. The page erase or program will not be accepted by the FMC on protected pages. If the page erase or program command is sent to the FMC on a protected page, the WPEF bit in the FMC_CSR register will then be set by the FMC. If the WPEF bit is set and the ERIE bit is also set to 1 to enable the corresponding interrupt, then the Flash operation error interrupt will be triggered by the FMC to draw the attention of the CPU. The page protection function can be individually enabled by configuring the OB_WP [31:0] bit field to 0 in the option bytes. If a page erase operation is executed on the option bytes block, all the Flash Memory page protection functions will be disabled. When OB_WP in the option bytes is modified, a system reset followed is necessary.

3.3.11. Security Protection

The FMC provides a security protection function to prevent illegal code/data access on the Flash memory. This function is useful for protecting the software/firmware from illegal users.

No protection: When configure OB_RDPT byte and its complement value to 0x5AA5, following a system reset, no protection performed. The main flash and option bytes block are accessible by all operations.

Under protection: When configure OB_RDPT byte and its complement value to any value except 0x5AA5, following a system reset, the security protection is performed. Note that a power reset should be followed instead of a system reset if the OB_RDPT modification is performed while the debug module is still connected to JTAG/SWD device. Under the security protection, the main flash can only be accessed by user code and the first 4KB flash is under erase/program protection. In debug, boot from SRAM or boot from boot loader area, all operations to main flash is forbidden. If a read operation to main flash in debug, boot from SRAM or boot from boot loader area, a bus error generated. If a program/erase operation to main flash in debug, boot from SRAM or boot from boot loader area, the PGEF bit in


FMC_CSR register will be set. Option bytes block are accessible by all boot modes, which can be used to disable the security protection. If the security protection is disabled by setting OB_RDPT byte and its complement value to 0x5AA5, a mass erase for main flash performed.

3.4. FMC registers

3.4.1. Flash reserved register (FMC_RESR)

Address offset: 0x00

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:3	Reserved	
2:0	WSCNT[2:0]	wait state counter register These bits set and reset by software. The WSCNT valid when WSEN bit in FMC_WSCR is set 000 : 0 wait state added 001: 1 wait state added 010: 2 wait state added 011 ~ 111 : reserved

3.4.2. Flash unlock key register (FMC_UKEYR)

Address offset: 0x04

Reset value: 0x0000 0000




Bits	Fields	Descriptions
------	--------	--------------

31:0 UKEY[31:0] FMC_CMV unlock register
 These bits are only be written by software
 Write UKEY[31:0] with keys to unlock FMC_CMV register

3.4.3. Flash option byte operation unlock key register (FMC_OBKEYR)


Address offset: 0x08
 Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	OBKEY[31:0]	FMC_CMV option byte operation unlock register These bits are only be written by software Write OBKEY[31:0] with keys to unlock option byte command in FMC_CMV register.

3.4.4. Flash control/status register (FMC_CSR)

Address offset: 0x0C
 Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:6	Reserved	
5	ENDF	End of operation flag bit When the operation executed successfully, this bit is set by hardware. The software can clear it by writing 1.
4	WPEF	Erase/Program protection error flag bit When erase/program on protected pages, this bit is set by hardware. The


software can clear it by writing 1.

3	Reserved	
2	PGEF	<p>Program error flag bit</p> <p>When program to the flash while it is not 0xFFFF, this bit is set by hardware. The software can clear it by writing 1.</p>
1	Reserved	
0	BUSY	<p>The flash is busy bit.</p> <p>When the operation is in progress, this bit is set to 1. When the operation is end or an error is generated, this bit is clear to 0.</p>

3.4.5. Flash command register (FMC_CMCR)

Address offset: 0x10

Reset value: 0x0000 0080



Bits	Fields	Descriptions
31:13	Reserved	
12	ENDIE	<p>End of operation interrupt enable bit</p> <p>This bit is set or clear by software</p> <p>0: no interrupt generated by hardware.</p> <p>1: end of operation interrupt enable</p>
11	Reserved	
10	ERIE	<p>Error interrupt enable bit</p> <p>This bit is set or clear by software</p> <p>0: no interrupt generated by hardware.</p> <p>1: error interrupt enable</p>
9	OBWE	<p>option byte erase/program enable bit</p> <p>This bit is set by hardware when right sequence written to FMC_OBKEYR register. This bit can be cleared by software</p>
8	Reserved	


7	LK	FMC_CMCR lock bit This bit is cleared by hardware when right sequence written to FMC_UKEYR register. This bit can be set by software
6	START	send erase command to FMC bit This bit is set by software to send erase command to FMC. This bit is cleared by hardware when the BUSY bit is cleared.
5	OBBER	option byte erase command bit This bit is set or clear by software 0: no effect 1: option byte erase command
4	OBPG	option byte program command bit This bit is set or clear by software 0: no effect 1: option byte program command
3	Reserved	
2	ME	main flash mass erase command bit This bit is set or clear by software 0: no effect 1: main flash mass erase command
1	PE	main flash page erase command bit This bit is set or clear by software 0: no effect 1: main flash page erase command
0	PG	main flash program command bit This bit is set or clear by software 0: no effect 1: main flash program command

NOTE: This register should be reset after the corresponding flash operation completed.

3.4.6. Flash command address register (FMC_AR)

Address offset: 0x14

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	AR[31:0]	flash erase/program command address bits These bits are configured by software. AR bits are the address of flash erase/program command

3.4.7. Flash option byte register (FMC_OPTR)

Address offset: 0x1C

Reset value: 0x0XXX XXXX




Bits	Fields	Descriptions
31:26	Reserved	
25:10	DATA[15:0]	Store OB_DATA[15:0] of option bytes block after system reset
9:2	USER	Store OB_USER byte of option bytes block after system reset
1	RPS	Security Protection status 0: no protection 1: protected
0	ER	Option byte read error bit. This bit is set by hardware when the option byte and its complement byte do not match, then the option byte is set to 0xFF.

3.4.8. Flash Page Erase/Program Protection register (FMC_WPR)

Address offset: 0x20

Reset value: 0xFFFF XXXX




Bits	Fields	Descriptions
31:0	WP[31:0]	Store OB_WP[31:0] of option bytes block after system reset

3.4.9. Flash unlock key register2 (FMC_UKEYR2)

Address offset: 0x44

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:0	UKEY[31:0]	FMC_CM2R2 unlock register These bits are only be written by software Write UKEY[31:0] with keys to unlock FMC_CM2R2 register

3.4.10. Flash control/status register2 (FMC_CSR2)

Address offset: 0x4C

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:6	Reserved	
5	ENDF	End of operation flag bit When the operation executed successfully, this bit is set by hardware. The software can clear it by writing 1.
4	WPEF	Erase/Program protection error flag bit When erase/program on protected pages, this bit is set by hardware. The software can clear it by writing 1.

3	Reserved	
2	PGEF	Program error flag bit When program to the flash while it is not 0xFFFF, this bit is set by hardware. The software can clear it by writing 1.
1	Reserved	
0	BUSY	The flash is busy bit. When the operation is in progress, this bit is set to 1. When the operation is end or an error is generated, this bit is clear to 0.

3.4.11. Flash command register2 (FMC_CM2)

Address offset: 0x50

Reset value: 0x0000 0080



Bits	Fields	Descriptions
31:13	Reserved	
12	ENDIE	End of operation interrupt enable bit This bit is set or clear by software 0: no interrupt generated by hardware. 1: end of operation interrupt enable
11	Reserved	
10	ERIE	Error interrupt enable bit This bit is set or clear by software 0: no interrupt generated by hardware. 1: error interrupt enable
9:8	Reserved	
7	LK	FMC_CM2 lock bit This bit is cleared by hardware when right sequence written to FMC_UKEYR2 register. This bit can be set by software
6	START	send erase command to FMC bit This bit is set by software to send erase command to FMC. This bit is cleared

by hardware when the BUSY bit is cleared.


5:3	Reserved	
2	ME	<p>main flash mass erase command bit</p> <p>This bit is set or clear by software</p> <p>0: no effect</p> <p>1: main flash mass erase command</p>
1	PE	<p>main flash page erase command bit</p> <p>This bit is set or clear by software</p> <p>0: no effect</p> <p>1: main flash page erase command</p>
0	PG	<p>main flash program command bit</p> <p>This bit is set or clear by software</p> <p>0: no effect</p> <p>1: main flash program command</p>

NOTE: This register should be reset after the corresponding flash operation completed.

3.4.12. Flash command address register2 (FMC_AR2)

Address offset: 0x54

Reset value: 0x0000 0000





Bits	Fields	Descriptions
31:0	AR[31:0]	<p>flash erase/program command address bits</p> <p>These bits are configured by software.</p> <p>AR bits are the address of flash erase/program command</p>

3.4.13. Flash wait state control register (FMC_WSCR)

Address offset: 0xFC

Reset value: 0x0000 0000






Bits	Fields	Descriptions
0	WSEN	FMC wait state enable register This bit set and reset by software. This bit also protected by the FMC_UKEYR register. It is necessary to writing 0x45670123 and 0xCDEF89AB to the FMC_UKEYR register. 0: no wait state added when fetch flash 1: wait state added when fetch flash

3.4.14. Flash Product reserved ID code register1 (FMC_RES_ID1)

Address offset: 0x100

Reset value: 0XXXXX XXXX




Bits	Fields	Descriptions
31:0	RES_ID1[31:0]	Product reserved ID code register1 These bits are read only by software. These bits are unchanged constant after power on. These bits are one time program when the chip produced.

3.4.15. Flash Product reserved ID code register2 (FMC_RES_ID2)

Address offset: 0x104

Reset value: 0XXXXX XXXX



Bits	Fields	Descriptions
31:0	RES_ID2[31:0]	Product reserved ID code register2 These bits are read only by software. These bits are unchanged constant after power on. These bits are one time program when the chip produced.

4. Reset and clock control unit (RCC)

4.1. Reset Control Unit (RCU)

4.1.1. Introduction

GD32F20x Reset Control includes the control of three kinds of reset, power reset, system reset and backup domain reset. The power on reset, known as a cold reset, resets the full system except the Backup domain during a power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller and the Backup domain. A backup domain reset resets the Backup domain. The resets can be triggered by an external signal, internal events and the reset generators. More information about these resets will be described in the following sections.

4.1.2. Function Description

Power Reset

The Power reset is generated by either an external reset as Power On and Power Down reset (POR/PDR reset), or by the internal reset generator when exiting Standby mode. The power reset sets all registers to their reset values except the Backup domain. The Power reset active low signal will be kept until the internal LDO voltage regulator is ready to provide 1.2 V power. The RESET service routine vector is fixed at address 0x0000_0004 in the memory map.


System Reset

A system reset is generated by the following events:

- A power on reset (PORRESETn)
- A external pin reset (NRST)
- A window watchdog timer reset (WWDG_RSTn)
- A independent watchdog timer reset (IWDG_RSTn)
- The SYSRESETREQ bit in Cortex™-M3 Application Interrupt and Reset Control Register is set (SW_RSTn)
- Reset generated when entering Standby mode when resetting OB_STDBY_RSTn bit in User Option Bytes (OB_STDBY_RSTn)
- Reset generated when entering Deep-sleep mode when resetting OB_DEEPSLEEP_RSTn bit in User Option Bytes (OB_DEEPSLEEP_RSTn)

A system reset pulse generator guarantees low level pulse duration of 20 μ s for each reset source (external or internal reset).

Figure 4-1 the system reset circuit



Backup domain reset


A backup domain reset is generated by setting the BKPRST bit in the Backup domain control register or Backup domain power on reset (VDD or VBAT power on, if both supplies have previously been powered off).

4.2. Clock Control Unit (CCU)

4.2.1. Introduction

The Clock Control unit provides a range of frequencies and clock functions. These include a High Speed Internal 8M RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), a HSE clock monitor, clock prescalers, clock multiplexers and clock gating circuitry.

The clocks of the AHB, APB and Cortex™-M3 are derived from the system clock (CK_SYS) which can source from the HSI, HSE or PLL. The maximum operating frequency of the system clock (CK_SYS) can be up to 120 MHz. The Independent Watchdog Timer uses LSI and Real Time Clock (RTC) uses either the LSI or LSE as their clock source.



The RCC controller of connectivity line devices has three PLLs(PLL1, PLL2, PLL3) and can provide a variety of configuration of clock frequency to meet the needs of microcontrollers

The AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains can be configured by each prescaler. The maximum frequency of the AHB and the APB2 domains is 120 MHz. The maximum allowed frequency of the APB1 domain is 60 MHz. The Cortex System Timer (SysTick) external clock is clocked with the AHB clock (HCLK) divided

by 8. The SysTick can work either with this clock or with the Cortex clock (HCLK), configurable in the SysTick Control and Status Register. The ADCs are clocked by the clock of APB2 divided by 2, 4, 6, 8, 12 or 16.

The RTC is clocked by LSE clock or LSI clock or HSE clock divided by 128 which select by RTCSRC bit in Backup Domain Control Register (RCC_BDCR).

The IWDG is clocked by LSI clock, which is forced on when IWDG started.

The FMC is clocked by HSI clock, which is forced on when HSI started.

The USB OTG is clocked by PLL, divided by 1, 1.5, 2, 2.5 which select by OTGFSPS bit in Global Clock configuration register (RCC_GCFGR). The USB OTG clock must be 48MHz. These bits also control the random analog generator (RNG) clock (≤ 48 MHz). The RNG is also clocked by PLL, divided by 1, 1.5, 2, 2.5 which select by OTGFSPS bits.

The I2S2/I2S3 is clocked by system clock(CK_SYS) or PLL3 multiplied by 2(PLL3 x 2) which select by I2S2SEL/ I2S3SEL bit in Global Clock configuration register 2 (RCC_GCFGR2).

The Ethernet MAC is clocked by the external PHY. If using the Ethernet module, it must keep the AHB clock frequency at least 25 MHz.

If the APB prescaler is 1, the timer clock frequencies are set to APB frequency divide by 1. Otherwise, they are set to the frequency that the APB frequency is multiplied by 2(APB x 2).


4.2.2. Main features

- 3 to 25 MHz High Speed External crystal oscillator (HSE)
- 8 MHz High Speed Internal RC oscillator (HSI)
- 32,768 Hz Low Speed External crystal oscillator (LSE)
- 40 kHz Low Speed Internal RC oscillator (LSI)
- PLL clock source can be HSE or HIS or PLL2
- HSE clock monitor

4.2.3. Function description

High Speed External Crystal Oscillator (HSE)

The high speed external crystal oscillator (HSE), which has a frequency from 3 to 25 MHz, produces a highly accurate clock source for use as the system clock. A crystal with a specific frequency must be connected and located close to the two HSE pins. The external resistor and capacitor components connected to the crystal are necessary for proper oscillation.



The HSE crystal oscillator can be switched on or off using the HSEEN bit in the Global Clock Control Register GCCR. The HSESTB flag in Global Clock Control Register RCC_GCCR indicates if the high-speed external crystal oscillator is stable. When the HSE is powered up, it will not be released for use until this HSESTB bit is set by the hardware. This specific delay period is known as the oscillator “Start-up time”. As the HSE becomes stable, an interrupt will be generated if the related interrupt enable bit HSESTBIE in the Global Clock Interrupt Register RCC_GCIR is set. At this point the HSE clock can be used directly as the system clock source or the PLL input clock.

Select external clock bypass mode by setting the HSEBPS and HSEEN bits in the Global Clock Control Register RCC_GCCR. In bypass mode, the external clock must be provided to the OSC_IN pin. The CK_HSE is equal to the external clock which drives the OSC_IN pin.

High Speed Internal 8 M RC Oscillators (HSI)

The high speed internal 8M RC oscillator, HSI8, has a fixed frequency of 8 MHz and is the default clock source selection for the CPU when the device is powered up. The HSI oscillator provides a lower cost type clock source as no external components are required. The HSI RC oscillator can be switched on or off using the HSIEN bit in the Global Clock Control Register RCC_GCCR. The HSIRSTB flag in the Global Clock Control Register RCC_GCCR is used to indicate if the internal RC oscillator is stable. The start-up time of the HSI oscillator is shorter than the HSE crystal oscillator. An interrupt can be generated if the related interrupt enable bit, HSISTBIE, in the Global Clock Interrupt Register, RCC_GCIR, is set when the HSI becomes stable. The HSI clock can also be used as system clock or divided by 2 to be used the PLL input clock.

The frequency accuracy of the HSI can be calibrated by the manufacturer, but its operating frequency is still less accurate than HSE. The application requirements, environment and cost will determine which oscillator type is selected.

If the HSE or PLL is the system clock source, to minimize the time required for the system to recover from the Deep-sleep Mode, the hardware forces the HSI clock to be the system clock when the system initially wakes-up.

Phase Locked Loop (PLL)

The internal Phase Locked Loop, PLL, can provide 16~120 MHz clock output which is 2 ~32 multiples of a fundamental reference frequency of 3 ~ 25 MHz.

The PLL has three input clock sources: HSI/2 or HSE or PLL2. It can be choosed one of them as the input clock source of The PLL.

The PLL can be switched on or off by using the PLEN bit in the Global Clock Control Register RCC_GCCR. The PLLSTB flag in the Global Clock Control Register RCC_GCCR will indicate if the PLL clock is stable. An interrupt can be generated if the related interrupt enable bit, PLLSTBIE, in the Global Clock Interrupt Register, RCC_GCIR, is set as the PLL becomes stable.

The input clock source of PLL2 and PLL3 is obtained by HSE. It can be configured by PLL3MF[3:0]、PLL2MF[3:0] 和 PREDV2[3:0] bits in the Global Clock configuration register2(RCC_GCFGR2).

Low Speed External Crystal Oscillator (LSE)

The low speed external crystal or ceramic resonator oscillator, which has a frequency of 32,768 Hz, produces a low power but highly accurate clock source for the Real Time Clock circuit. The LSE oscillator can be switched on or off using the LSEEN bit in the Backup Domain Control Register RCC_BDCR. The LSESTB flag in the Backup Domain Control Register RCC_BDCR will indicate if the LSE clock is stable. An interrupt can be generated if the related interrupt enable bit, LSESTBIE, in the Global Clock Interrupt Register RCC_GCIR is set when the LSE becomes stable.

Select external clock bypass mode by setting the LSEBPS and LSEEN bits in the Backup Domain Control Register RCC_BDCR. In bypass mode, the external clock must be provided to the OSC32_IN pin. The CK_LSE is equal to the external clock which drives the OSC32_IN pin.

Low Speed Internal RC Oscillator (LSI)

The low speed internal RC oscillator has a frequency of about 40 kHz and is a low power clock source for the Real Time Clock circuit or the Independent Watchdog Timer. The LSI offers a low cost clock source as no external components are required. The LSI RC oscillator can be switched on or off by using the LSIEN bit in the Global Control/Status Register, RCC_GCSR. The LSISTB flag in the Global Control/Status Register RCC_GCSR will indicate if the LSI clock is stable. An interrupt can be generated if the related interrupt enable bit LSISTBIE in the Global Clock Interrupt Register RCC_GCIR is set when the LSI becomes stable.

System Clock (CK_SYS) Selection

After the system reset, the default CK_SYS source will be HSI and can be switched to HSE or PLL by changing the System Clock Switch bits, SCS, in the Global Clock configuration register, RCC_GCFGR. When the SCS value is changed, the CK_SYS will continue to operate using the original clock source until the target clock source is stable. When a clock source is used directly by the CK_SYS or the PLL, it is not possible to stop it.

HSE Clock Monitor (CKM)

The HSE clock monitor function is enabled by the HSE Clock Monitor Enable bit, CKMEN, in the Global Clock Control Register, RCC_GCCR. This function should be enabled after the HSE start-up delay and disabled when the HSE is stopped. Once the HSE failure is detected, the HSE will be automatically disabled. The HSE Clock Stuck Flag, CKMF, in the Global Clock Interrupt Register, RCC_GCIR, will be set and the HSE failure event will be generated. This failure interrupt is connected to the Non-Maskable Interrupt, NMI, of the Cortex-M3. If the HSE is selected as the clock source of CK_SYS or PLL, the HSE failure will force the CK_SYS source to HSI and the PLL will be disabled automatically.

Clock Output Capability

The output clock capability can be ranging from 32 kHz to 60 MHz. There are several clock signals can be selected via the CKOUT Clock Source Selection bits, CKOUTSEL, in the Global Clock Configuration Register, RCC_GCFGR. The corresponding GPIO pin should be configured in the properly Alternate Function I/O (AFIO) mode to output the selected clock signal.

CKOUTSEL	Clock Source
00xx	No Clock
0100	CK_SYS
0101	CK_HSI
0110	CK_HSE
0111	CK_PLL/2
1000	CK_PLL2
1001	(CK_PLL3)/2
1010	EXT1
1011	CK_PLL3

The CKOUT frequency can be reduced by a configurable binary divider, controlled by the CKOUTDIV[5:0] bits , in the Global Clock Configuration Register 3, RCC_GCFGR3.

Clock Output2 Capability

The output2 clock capability can be ranging from 32 kHz to 60 MHz. There are several clock signals can be selected via the CKOUT2 Clock Source Selection bits, CKOUT2SEL, in the Global Clock Configuration Register 3, RCC_GCFGR3. The corresponding GPIO pin should be configured in the properly Alternate Function I/O (AFIO) mode to output the selected clock signal.

CKOUTSEL	Clock Source
00xx	No Clock
0100	CK_SYS
0101	CK_HSI
0110	CK_HSE
0111	CK_PLL/2

CKOUTSEL	Clock Source
1000	CK_PLL2
1001	(CK_PLL3)/2
1010	EXT1
1011	CK_PLL3

The CKOUT2 frequency can be reduced by a configurable binary divider, controlled by the CKOUT2DIV[5:0] bits, in the Global Clock Configuration Register 3, RCC_GCFGR3.

4.3. RCC registers

4.3.1. Global Clock control register (RCC_GCCR)

Offset: 0x00

Reset value: 0x0000 XX83 where X is undefined.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		PLL3 STB	PLL3 EN	PLL2 STB	PLL2 EN	PLL STB	PLL EN	Reserved				CKMEN	HSEBPS	HSESTB	HSEEN
		r	rw	r	rw	r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSICALIB[7:0]							HSIADJ[4:0]					Reserved.	HSISTB	HSIEN	
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

Bits	Fields	Descriptions
31:30	Reserved	must be kept at reset value
29	PLL3STB	PLL3 Clock Stabilization Flag Set by hardware to indicate if the PLL3 output clock is stable and ready for use. 0: PLL3 is not stable 1: PLL3 is stable
28	PLL3EN	PLL3 enable Set and reset by software. Reset by hardware when entering Deep-sleep or Standby mode. 0: PLL3 is switched off 1: PLL3 is switched on
27	PLL2STB	PLL2 Clock Stabilization Flag Set by hardware to indicate if the PLL2 output clock is stable and ready for use. 0: PLL2 is not stable 1: PLL2 is stable

26	PLL2EN	PLL2 enable
		<p>Set and reset by software. This bit cannot be reset if the PLL2 clock is used as the system clock. Reset by hardware when entering Deep-sleep or Standby mode.</p> <p>0: PLL2 is switched off 1: PLL2 is switched on</p>
25	PLLSTB	PLL Clock Stabilization Flag
		<p>Set by hardware to indicate if the PLL output clock is stable and ready for use.</p> <p>0: PLL is not stable 1: PLL is stable</p>
24	PLLEN	PLL enable
		<p>Set and reset by software. This bit cannot be reset if the PLL clock is used as the system clock. Reset by hardware when entering Deep-sleep or Standby mode.</p> <p>0: PLL is switched off 1: PLL is switched on</p>
23:20	Reserved	Must be kept at reset value.
19	CKMEN	HSE Clock Monitor Enable
		<p>0: Disable the External 3 ~ 25 MHz crystal oscillator (HSE) clock monitor 1: Enable the External 3~ 25 MHz crystal oscillator (HSE) clock monitor</p> <p>When the hardware detects that the HSE clock is stuck at a low or high state, the internal hardware will switch the system clock to be the internal high speed HSI RC clock. The way to recover the original system clock is by either an external reset, power on reset or clearing CKSF by software.</p> <p>NOTE: When the HSE clock monitor is enabled, the hardware will automatically enable the HSI internal RC oscillator regardless of the control bit, HSIEN, state.</p>
18	HSEBPS	External crystal oscillator (HSE) clock bypass mode enable
		<p>The HSEBPS bit can be written only if the HSEEN is 0.</p> <p>0: Disable the HSE Bypass mode 1: Enable the HSE Bypass mode in which the HSE output clock is equal to the input clock.</p>
17	HSESTB	External crystal oscillator (HSE) clock stabilization flag
		<p>Set by hardware to indicate if the HSE oscillator is stable and ready for use.</p> <p>0: HSE oscillator is not stable 1: HSE oscillator is stable</p>
16	HSEEN	External High Speed oscillator Enable
		<p>Set and reset by software. This bit cannot be reset if the HSE clock is used as the system clock or the PLL input clock. Reset by hardware when entering Deep-sleep or Standby mode.</p> <p>0: External 3 ~ 25 MHz crystal oscillator disabled</p>

		1: External 3 ~ 25 MHz crystal oscillator enabled
15:8	HSICALIB[7:0]	High Speed Internal Oscillator calibration value register These bits are load automatically at power on.
7:3	HSIADJ[4:0]	High Speed Internal Oscillator clock trim adjust value These bits are set by software. The trimming value is there bits (HSIADJ) added to the HSICALIB[7:0] bits. The trimming value should trim the HSI to 8 MHz ± 1%.
2	Reserved	Must be kept at reset value.
1	HSISTB	HSI High Speed Internal Oscillator stabilization Flag Set by hardware to indicate if the HSI oscillator is stable and ready for use. 0: HSI oscillator is not stable 1: HSI oscillator is stable
0	HSIEN	Internal High Speed oscillator Enable Set and reset by software. This bit cannot be reset if the HSI clock is used as the system clock. Set by hardware when leaving Deep-sleep or Standby mode or the HSE clock is stuck at a low or high state when HSECKM is set. 0: Internal 8 MHz RC oscillator disabled 1: Internal 8 MHz RC oscillator enabled

4.3.2. Global Clock configuration register (RCC_GCFGR)

Offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		PLLMF[4]	ADCPS[2]	CKOUTSEL[3:0]			OTGFSPS		PLLMF[3:0]			PLLPREDV	PLLSEL		
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPS[1:0]		APB2PS[2:0]		APB1PS[2:0]		AHBPS[3:0]			SCSS[1:0]		SCS[1:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw	

Bits	Fields	Descriptions
31:30	Reserved	must be kept at reset value
29	PLLMF[4]	Bit 4 of PLLMF register see bits 21:18 of GCFGR
28	ADCPS[2]	Bit 3 of ADCPS register see bits 15:14 of GCFGR
27:24	CKOUTSE[3:0]	CKOUT Clock Source Selection Set and reset by software. 00xx: No clock selected 0100: System clock selected 0101: High Speed 8M Internal Oscillator clock selected

		0110: External High Speed oscillator clock selected
		0111: (CK_PLL / 2) clock selected
		1000: CK_PLL2 clock selected
		1001: CK_PLL3 clock divided by 2 selected
		1010: EXT1 selected, to provide the external clock for ETH
		1011: CK_PLL3 clock selected
23:22	OTGFSPS[1:0]	USB OTG and RNG clock prescaler selection
		Set and reset by software to control the USB OTG clock prescaler value. The USB OTG clock must be 48MHz. These bits also control the random analog generator (RNG) clock (≤ 48 MHz). These bits can't be reset if the USB OTG clock is enabled.
		00: (CK_PLL / 1.5) selected
		01: CK_PLL selected
		10: (CK_PLL / 2.5) selected
		11: (CK_PLL / 2) selected
21:18	PLLMF[3:0]	PLL multiply factor
		These bits and bit 27 of GCFGR are written by software to define the PLL multiplication factor.
		Caution: The PLL output frequency must not exceed 120 MHz.
		00000: (PLL source clock x 2)
		00001: (PLL source clock x 3)
		00010: (PLL source clock x 4)
		00011: (PLL source clock x 5)
		00100: (PLL source clock x 6)
		00101: (PLL source clock x 7)
		00110: (PLL source clock x 8)
		00111: (PLL source clock x 9)
		01000: (PLL source clock x 10)
		01001: (PLL source clock x 11)
		01010: (PLL source clock x 12)
		01011: (PLL source clock x 13)
		01100: (PLL source clock x 14)
		01101: (PLL source clock x 6.5)
		01110: (PLL source clock x 16)
		01111: (PLL source clock x 16)
		10000: (PLL source clock x 17)
		10001: (PLL source clock x 18)
		10010: (PLL source clock x 19)
		10011: (PLL source clock x 20)
		10100: (PLL source clock x 21)
		10101: (PLL source clock x 22)
		10110: (PLL source clock x 23)

		10111: (PLL source clock x 24)
		11000: (PLL source clock x 25)
		11001: (PLL source clock x 26)
		11010: (PLL source clock x 27)
		11011: (PLL source clock x 28)
		11100: (PLL source clock x 29)
		11101: (PLL source clock x 30)
		11110: (PLL source clock x 31)
		11111: (PLL source clock x 32)
17	PLLPREDV	The LSB of PREDV1 division factor
		This bit is the same bit as PREDV1 division factor bit [0] from RCC_GCFGR2. Changing the PREDV1 division factor bit [0] from RCC_GCFGR2, this bit is also changed. When the PREDV1 division factor bits [3:1] are not set, this bit controls PREDV1 input clock divided by 2 or not.
		Set and cleared by software to divide PREDV1 input clock or not.
		0: PREDV1 input clock not divided
		1: PREDV1 input clock divided by 2
16	PLLSEL	PLL Clock Source Selection
		Set and reset by software to control the PLL clock source.
		0: (CK_HSI / 2) selected as PLL source clock
		1: PREDV1 output clock selected as PLL source clock
15:14	ADCPS[1:0]	ADC clock prescaler selection
		These bits and bit 28 of GCFGR are written by software to define the ADC prescaler factor. Set and cleared by software.
		000: (CK_APB2 / 2) selected
		001: (CK_ APB2 / 4) selected
		010: (CK_ APB2 / 6) selected
		011: (CK_ APB2 / 8) selected
		100: (CK_ APB2 / 2) selected
		101: (CK_ APB2 / 12) selected
		110: (CK_ APB2 / 8) selected
		111: (CK_ APB2 / 16) selected
13:11	APB2PS[2:0]	APB2 prescaler selection
		Set and reset by software to control the APB2 clock division ratio.
		0xx: CK_AHB selected
		100: (CK_AHB / 2) selected
		101: (CK_AHB / 4) selected
		110: (CK_AHB / 8) selected
		111: (CK_AHB / 16) selected
10:8	APB1PS[2:0]	APB1 prescaler selection

		Set and reset by software to control the APB1 clock division ratio. Caution: The CK_APB1 output frequency must not exceed 60 MHz. 0xx: CK_AHB selected 100: (CK_AHB / 2) selected 101: (CK_AHB / 4) selected 110: (CK_AHB / 8) selected 111: (CK_AHB / 16) selected
7:4	AHBPS[3:0]	AHB prescaler selection Set and reset by software to control the AHB clock division ratio 0xxx: CK_SYS selected 1000: (CK_SYS / 2) selected 1001: (CK_SYS / 4) selected 1010: (CK_SYS / 8) selected 1011: (CK_SYS / 16) selected 1100: (CK_SYS / 64) selected 1101: (CK_SYS / 128) selected 1110: (CK_SYS / 256) selected 1111: (CK_SYS / 512) selected
3:2	SCSS[1:0]	System clock switch status Set and reset by hardware to indicate the clock source of system clock. 00: select CK_HSI as the CK_SYS source 01: select CK_HSE as the CK_SYS source 10: select CK_PLL as the CK_SYS source 11: reserved
1:0	SCS[1:0]	System clock switch Set by software to select the CK_SYS source. Because the change of CK_SYS has inherent latency, software should read SCSS to confirm whether the switching is complete or not. The switch will be forced to HSI when leaving Deep-sleep and Standby mode or by HSE clock monitor when the HSE failure is detected and the HSE is selected as the clock source of CK_SYS or PLL. 00: select CK_HSI as the CK_SYS source 01: select CK_HSE as the CK_SYS source 10: select CK_PLL as the CK_SYS source 11: reserved

4.3.3. Global Clock interrupt register (RCC_GCIR)

Offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved								CKMR	PLL3 STBR	PLL2 STBR	PLL STBR	HSE STBR	HSI STBR	LSE STBR	LSI STBR
								w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	PLL3 STBIE	PLL2 STBIE	PLL STBIE	HSE STBIE	HSI STBIE	LSE STBIE	LSI STBIE	CKMF	PLL3 STBF	PLL2 STBF	PLL STBF	HSE STBF	HSI STBF	LSE STBF	LSI STBF
	rw	rw	rw	rw	rw	rw	rw	r	r	r	r	r	r	r	r

Bits	Fields	Descriptions
31:24	Reserved	must be kept at reset value
23	CKMR	HSE Clock Stuck Interrupt Reset Write 1 by software to reset the CKMF flag. 0: Not reset CKMF flag 1: Reset CKMF flag
22	PLL3STBR	PLL3 stabilization Interrupt Reset Write 1 by software to reset the PLL3STBF flag. 0: Not reset PLL3STBF flag 1: Reset PLL3STBF flag
21	PLL2STBR	PLL2 stabilization Interrupt Reset Write 1 by software to reset the PLL2STBF flag. 0: Not reset PLL2STBF flag 1: Reset PLL2STBF flag
20	PLLSTBR	PLL stabilization Interrupt Reset Write 1 by software to reset the PLLSTBF flag. 0: Not reset PLLSTBF flag 1: Reset PLLSTBF flag
19	HSESTBR	HSE Stabilization Interrupt Reset Write 1 by software to reset the HSESTBF flag. 0: Not reset HSESTBF flag 1: Reset HSESTBF flag
18	HSISTBR	HSI Stabilization Interrupt Reset Write 1 by software to reset the HSISTBF flag. 0: Not reset HSISTBF flag 1: Reset HSISTBF flag
17	LSESTBR	LSE Stabilization Interrupt Reset

		Write 1 by software to reset the LSESTBF flag. 0: Not reset LSESTBF flag 1: Reset LSESTBF flag
16	LSISTBR	LSI Stabilization Interrupt Reset Write 1 by software to reset the LSIRDYF flag. 0: Not reset LSISTBF flag 1: Reset LSIRDYF flag
15	Reserved	must be kept at reset value
14	PLL3STBIE	PLL3 Stabilization Interrupt Enable Set and reset by software to enable/disable the PLL3 stabilization interrupt. 0: Disable the PLL3 stabilization interrupt 1: Enable the PLL3 stabilization interrupt
13	PLL2STBIE	PLL2 Stabilization Interrupt Enable Set and reset by software to enable/disable the PLL2 stabilization interrupt. 0: Disable the PLL2 stabilization interrupt 1: Enable the PLL2 stabilization interrupt
12	PLLSTBIE	PLL Stabilization Interrupt Enable Set and reset by software to enable/disable the PLL stabilization interrupt. 0: Disable the PLL stabilization interrupt 1: Enable the PLL stabilization interrupt
11	HSESTBIE	HSE Stabilization Interrupt Enable Set and reset by software to enable/disable the HSE stabilization interrupt 0: Disable the HSE stabilization interrupt 1: Enable the HSE stabilization interrupt
10	HSISTBIE	HSI Stabilization Interrupt Enable Set and reset by software to enable/disable the HSI stabilization interrupt 0: Disable the HSI stabilization interrupt 1: Enable the HSI stabilization interrupt
9	LSESTBIE	LSE Stabilization Interrupt Enable LSE stabilization interrupt enable/disable control 0: Disable the LSE stabilization interrupt 1: Enable the LSE stabilization interrupt
8	LSISTBIE	LSI Stabilization interrupt enable LSI stabilization interrupt enable/disable control 0: Disable the LSI stabilization interrupt

		1: Enable the LSI stabilization interrupt
7	CKMF	<p>HSE Clock Stuck Interrupt Flag</p> <p>Set by hardware when the HSE clock is stuck.</p> <p>Reset by software when setting the CKMR bit.</p> <p>0: Clock operating normally</p> <p>1: HSE clock stuck</p>
6	PLL3STBF	<p>PLL3 stabilization interrupt flag</p> <p>Set by hardware when the PLL3 is stable and the PLL3STBIE bit is set.</p> <p>Reset by software when setting the PLL3STBR bit.</p> <p>0: No PLL3 stabilization interrupt generated</p> <p>1: PLL3 stabilization interrupt generated</p>
5	PLL2STBF	<p>PLL2 stabilization interrupt flag</p> <p>Set by hardware when the PLL2 is stable and the PLL2STBIE bit is set.</p> <p>Reset by software when setting the PLL2STBR bit.</p> <p>0: No PLL2 stabilization interrupt generated</p> <p>1: PLL2 stabilization interrupt generated</p>
4	PLLSTBF	<p>PLL stabilization interrupt flag</p> <p>Set by hardware when the PLL is stable and the PLLSTBIE bit is set.</p> <p>Reset by software when setting the PLLSTBR bit.</p> <p>0: No PLL stabilization interrupt generated</p> <p>1: PLL stabilization interrupt generated</p>
3	HSESTBF	<p>HSE stabilization interrupt flag</p> <p>Set by hardware when the External 3 ~ 25 MHz crystal oscillator clock is stable and the HSESTBIE bit is set.</p> <p>Reset by software when setting the HSESTBR bit.</p> <p>0: No HSE stabilization interrupt generated</p> <p>1: HSE stabilization interrupt generated</p>
2	HSISTBF	<p>HSI stabilization interrupt flag</p> <p>Set by hardware when the Internal 8 MHz RC oscillator clock is stable and the HSISTBIE bit is set.</p> <p>Reset by software when setting the HSISTBR bit.</p> <p>0: No HSI stabilization interrupt generated</p> <p>1: HSI stabilization interrupt generated</p>
1	LSESTBF	<p>LSE stabilization interrupt flag</p> <p>Set by hardware when the External 32,768 Hz crystal oscillator clock is stable and the LSESTBIE bit is set.</p> <p>Reset by software when setting the LSESTBR bit.</p>

0: No LSE stabilization interrupt generated

1: LSE stabilization interrupt generated

0 LSISTBF LSI stabilization interrupt flag

Set by hardware when the Internal 32kHz RC oscillator clock is stable and the LSISTBIE bit is set.

Reset by software when setting the LSISTBR bit.

0: No LSI stabilization clock ready interrupt generated

1: LSI stabilization interrupt generated

4.3.4. APB2 Reset Control Register (RCC_APB2RCR)

Offset: 0x0C

Reset value: 0x00000 0000

Reserved											TIMER11 RST	TIMER10 RST	TIMER9 RST	Reserved		
											rw	rw	rw			
ADC3 RST.	USART1 RST	TIMER8 RST	SPI1 RST	TIMER1 RST	ADC2 RST	ADC1 RST	PG RST	PF RST	PE RST	PD RST	PC RST	PB RST	PA RST	Reserved.	AF RST	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	

Bits	Fields	Descriptions
31:22	Reserved	must be kept at reset value
21	TIMER11RST	Timer 11 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER11
20	TIMER10RST	Timer 10 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER10
19	TIMER9RST	Timer 9 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER9
18:16	Reserved	must be kept at reset value
15	ADC3RST	ADC 3 reset

		This bit is set and reset by software. 0: No reset 1: Reset the ADC 3
14	USART1RST	USART1 Reset This bit is set and reset by software. 0: No reset 1: Reset the USART1
13	TIMER8RST	Timer 8 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER8
12	SPI1RST	SPI1 Reset This bit is set and reset by software. 0: No reset 1: Reset the SPI1
11	TIMER1RST	Timer 1 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER1
10	ADC2RST	ADC 2 reset This bit is set and reset by software. 0: No reset 1: Reset the ADC 2
9	ADC1RST	ADC 1 reset This bit is set and reset by software. 0: No reset 1: Reset the ADC 1
8	PGRST	GPIO port G reset This bit is set and reset by software. 0: No reset 1: Reset the GPIO port G
7	PFRST	GPIO portF reset This bit is set and reset by software. 0: No reset 1: Reset the GPIO port F
6	PERST	GPIO port E reset

		This bit is set and reset by software. 0: No reset 1: Reset the GPIO port E
5	PDRST	GPIO port D reset This bit is set and reset by software. 0: No reset 1: Reset the GPIO port D
4	PCRST	GPIO port C reset This bit is set and reset by software. 0: No reset 1: Reset the GPIO port C
3	PBRST	GPIO port B reset This bit is set and reset by software. 0: No reset 1: Reset the GPIO port B
2	PARST	GPIO port A reset This bit is set and reset by software. 0: No reset 1: Reset the GPIO port A
1	Reserved	must be kept at reset value
0	AFRST	Alternate function I/O reset This bit is set and reset by software. 0: No reset 1: Reset Alternate Function I/O

4.3.5. APB1 Reset Control Register (RCC_APB1RCR)

Offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	DAC RST	PWR RST	BKP RST	CAN2R ST	CAN1R ST	Reserved	I2C2 RST	I2C1 RST	UART5 RST	UART4 RST	USART 3RST	USART 2RST	Reserved		
	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 RST	SPI2 RST	Reserved	WWD GRST	Reserved	TIMER 14RST	TIMER 13RST	TIMER 12RST	TIMER 7RST	TIMER 6RST	TIMER 5RST	TIMER 4RST	TIMER 3RST	TIMER 2RST		
rw	rw		rw		rw	rw	rw	rw	rw	rw	rw	rw	rw		

Bits	Fields	Descriptions
31:30	Reserved	must be kept at reset value
29	DACRST	DAC reset This bit is set and reset by software. 0: No reset 1: Reset DAC unit
28	PWRRST	Power control reset This bit is set and reset by software. 0: No reset 1: Reset power control unit
27	BKPRST	Backup interface reset This bit is set and reset by software. 0: No reset 1: Reset backup interface
26	CAN2RST	CAN2 reset This bit is set and reset by software. 0: No reset 1: Reset CAN2
25	CAN1RST	CAN1 reset This bit is set and reset by software. 0: No reset 1: Reset CAN1
24:23	Reserved	must be kept at reset value
22	I2C2RST	I2C2 reset This bit is set and reset by software. 0: No reset 1: Reset I2C2
21	I2C1RST	I2C1 reset This bit is set and reset by software. 0: No reset 1: Reset I2C1
20	UART5RST	USART5 reset This bit is set and reset by software. 0: No reset 1: Reset USART5
19	UART4RST	USART4 reset


		This bit is set and reset by software. 0: No reset 1: Reset USART4
18	USART3RST	USART3 reset This bit is set and reset by software. 0: No reset 1: Reset USART3
17	USART2RST	USART2 reset This bit is set and reset by software. 0: No reset 1: Reset USART2
16	Reserved	must be kept at reset value
15	SPI3RST	SPI3 reset This bit is set and reset by software. 0: No reset 1: Reset SPI3
14	SPI2RST	SPI2 reset This bit is set and reset by software. 0: No reset 1: Reset SPI2
13:12	Reserved	must be kept at reset value
11	WWDGRST	Window watchdog reset This bit is set and reset by software. 0: No reset 1: Reset window watchdog
10:9	Reserved	must be kept at reset value
8	TIMER14RST	Timer 14 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER14
7	TIMER13RST	Timer 13 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER13

6	TIMER12RST	Timer 12 reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset the TIMER12</p>
5	TIMER7RST	Timer 7 reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset the TIMER7</p>
4	TIMER6RST	Timer 6 reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset the TIMER6</p>
3	TIMER5RST	Timer 5 reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset the TIMER5</p>
2	TIMER4RST	Timer 4 reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset the TIMER4</p>
1	TIMER3RST	Timer 3 reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset the TIMER3</p>
0	TIMER2RST	Timer 2 reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset the TIMER2</p>

4.3.6. AHB Clock Control Register (RCC_AHBCCR)

Offset: 0x14

Reset value: 0x0000 0014



6	CRCEN	CRC clock enable
		<p>This bit is set and reset by software.</p> <p>0: Disabled CRC clock</p> <p>1: Enabled CRC clock</p>
5	Reserved	must be kept at reset value
4	FMCEN	FMC clock enable
		<p>This bit is set and reset by software to enable/disable FMC clock during Sleep mode.</p> <p>0: Disabled FMC clock during Sleep mode</p> <p>1: Enabled FMC clock during Sleep mode</p>
3	Reserved	must be kept at reset value
2	SRAMEN	SRAM interface clock enable
		<p>This bit is set and reset by software to enable/disable SRAM interface clock during Sleep mode.</p> <p>0: Disabled SRAM interface clock during Sleep mode.</p> <p>1: Enabled SRAM interface clock during Sleep mode</p>
1	DMA2EN	DMA2clock enable
		<p>This bit is set and reset by software.</p> <p>0: Disabled DMA2 clock</p> <p>1: Enabled DMA2 clock enabled</p>
0	DMA1EN	DMA1 clock enable
		<p>This bit is set and reset by software.</p> <p>0: Disabled DMA1 clock</p> <p>1: Enabled DMA1 clock enabled</p>

4.3.7. APB2 Clock Control Register (RCC_APB2CCR)

Offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved										TIMER11 EN	TIMER10 EN	TIMER9 EN	Reserved		
										rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC3 EN	USART1 EN	TIMER8 EN	SPI1 EN	TIMER1 EN	ADC2 EN	ADC1 EN	PG EN	PF EN	PE EN	PD EN	PC EN	PB EN	PA EN	Reserved.	AF EN
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw

Bits	Fields	Descriptions
31:22	Reserved	must be kept at reset value
21	TIMER11EN	TIMER11 timer clock enable This bit is set and reset by software. 0: Disabled TIMER11 timer clock 1: Enabled TIMER11 timer clock
20	TIMER10EN	TIMER10 timer clock enable This bit is set and reset by software. 0: Disabled TIMER10 timer clock 1: Enabled TIMER10 timer clock
19	TIMER9EN	TIMER9 timer clock enable This bit is set and reset by software. 0: Disabled TIMER9 timer clock 1: Enabled TIMER9 timer clock
18:16	Reserved	must be kept at reset value
15	ADC3EN	ADC 3 interface clock enable This bit is set and reset by software. 0: Disabled ADC 3 interface clock 1: Enabled ADC 3 interface clock
14	USART1EN	USART1 clock enable This bit is set and reset by software. 0: Disabled USART1 clock 1: Enabled USART1 clock
13	TIMER8EN	TIMER8 timer clock enable This bit is set and reset by software. 0: Disabled TIMER8 timer clock 1: Enabled TIMER8 timer clock
12	SPI1EN	SPI1 clock enable This bit is set and reset by software. 0: Disabled SPI1 clock 1: Enabled SPI1 clock
11	TIMER1EN	TIMER1 timer clock enable This bit is set and reset by software. 0: Disabled TIMER1 timer clock

		1: Enabled TIMER1 timer clock
10	ADC2EN	ADC2 interface clock enable This bit is set and reset by software. 0: Disabled ADC 2 interface clock 1: Enabled ADC 2 interface clock
9	ADC1EN	ADC 1 interface clock enable This bit is set and reset by software. 0: Disabled ADC 1 interface clock 1: Enabled ADC 1 interface clock
8	PGEN	GPIO port G clock enable This bit is set and reset by software. 0: Disabled GPIO port G clock 1: Enabled GPIO port G clock
7	PFEN	GPIO port F clock enable This bit is set and reset by software. 0: Disabled GPIO port F clock 1: Enabled GPIO port F clock
6	PEEN	GPIO port E clock enable This bit is set and reset by software. 0: Disabled GPIO port E clock 1: Enabled GPIO port E clock
5	PDEN	GPIO port D clock enable This bit is set and reset by software. 0: Disabled GPIO port D clock 1: Enabled GPIO port D clock
4	PCEN	GPIO port C clock enable This bit is set and reset by software. 0: Disabled GPIO port C clock 1: Enabled GPIO port C clock
3	PBEN	GPIO port B clock enable This bit is set and reset by software. 0: Disabled GPIO port B clock 1: Enabled GPIO port B clock
2	PAEN	GPIO port A clock enable This bit is set and reset by software. 0: Disabled GPIO port A clock 1: Enabled GPIO port A clock

1	Reserved	must be kept at reset value.
0	AFEN	Alternate function IO clock enable This bit is set and reset by software. 0: Disabled Alternate Function IO clock 1: Enabled Alternate Function IO clock

4.3.8. APB1 clock Control Register (RCC_APB1CCR)

Offset: 0x1C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved.		DAC	PWR	BKP	CAN2	CAN1	Reserved		I2C2	I2C1	UART5	UART4	USART3	USART2	Reserved.
		EN	EN	EN	EN	EN			EN	EN	EN	EN	EN	EN	
		rw	rw	rw		rw		rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3	SPI2	Reserved		WWDG	Reserved		TIMER14	TIMER13	TIMER12	TIMER7	TIMER6	TIMER5	TIMER4	TIMER3	TIMER2
EN	EN			EN			EN	EN	EN	EN	EN	EN	EN	EN	EN
rw	rw			rw			rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
------	--------	--------------

31:30	Reserved	must be kept at reset value
29	DACEN	DAC interface clock enable This bit is set and reset by software. 0: Disabled DAC interface clock 1: Enabled DAC interface clock
28	PWREN	Power interface clock enable This bit is set and reset by software. 0: Disabled Power interface clock 1: Enabled Power interface clock
27	BKPEN	Backup interface clock enable This bit is set and reset by software. 0: Disabled Backup interface clock 1: Enabled Backup interface clock
26	CAN2EN	CAN2 clock enable This bit is set and reset by software. 0: Disabled CAN2 clock 1: Enabled CAN2 clock
25	CAN1EN	CAN1 clock enable This bit is set and reset by software. 0: Disabled CAN1 clock

		1: Enabled CAN1 clock
24:23	Reserved	must be kept at reset value
22	I2C2EN	I2C2 clock enable This bit is set and reset by software. 0: Disabled I2C2 clock 1: Enabled I2C2 clock
21	I2C1EN	I2C1 clock enable This bit is set and reset by software. 0: Disabled I2C1 clock 1: Enabled I2C1 clock
20	USART5EN	USART5 clock enable This bit is set and reset by software. 0: Disabled USART5 clock 1: Enabled USART5 clock
19	USART4EN	USART4 clock enable This bit is set and reset by software. 0: Disabled USART4 clock 1: Enabled USART4 clock
18	USART3EN	USART3 clock enable This bit is set and reset by software. 0: Disabled USART3 clock 1: Enabled USART3 clock
17	USART2EN	USART2 clock enable This bit is set and reset by software. 0: Disabled USART2 clock 1: Enabled USART2 clock
16	Reserved	must be kept at reset value
15	SPI3EN	SPI3 clock enable This bit is set and reset by software. 0: Disabled SPI3 clock 1: Enabled SPI3 clock
14	SPI2EN	SPI2 clock enable This bit is set and reset by software. 0: Disabled SPI2 clock

		1: Enabled SPI2 clock
13:12	Reserved	must be kept at reset value
11	WWDGEN	Window watchdog clock enable This bit is set and reset by software. 0: Disabled Window watchdog clock 1: Enabled Window watchdog clock
10:9	Reserved	must be kept at reset value
8	TIMER14EN	TIMER14 timer clock enable This bit is set and reset by software. 0: Disabled TIMER14 timer clock 1: Enabled TIMER14 timer clock
7	TIMER13EN	TIMER13 timer clock enable This bit is set and reset by software. 0: Disabled TIMER13 timer clock 1: Enabled TIMER13 timer clock
6	TIMER12EN	TIMER12 timer clock enable This bit is set and reset by software. 0: Disabled TIMER12 timer clock 1: Enabled TIMER12 timer clock
5	TIMER7EN	TIMER7 timer clock enable This bit is set and reset by software. 0: Disabled TIMER7 timer clock 1: Enabled TIMER7 timer clock
4	TIMER6EN	TIMER6 timer clock enable This bit is set and reset by software. 0: Disabled TIMER6 timer clock 1: Enabled TIMER6 timer clock
3	TIMER5EN	TIMER5 timer clock enable This bit is set and reset by software. 0: Disabled TIMER5 timer clock 1: Enabled TIMER5 timer clock
2	TIMER4EN	TIMER4 timer clock enable This bit is set and reset by software. 0: Disabled TIMER4 timer clock


		1: Enabled TIMER4 timer clock
1	TIMER3EN	TIMER3 timer clock enable This bit is set and reset by software. 0: Disabled TIMER3 timer clock 1: Enabled TIMER3 timer clock
0	TIMEREN	TIMER2 timer clock enable This bit is set and reset by software. 0: Disabled TIMER2 timer clock 1: Enabled TIMER2 timer clock

4.3.9. Backup Domain Control Register (RCC_BDCR)

Offset: 0x20

Reset value: 0x0000 0018, reset by Backup domain Reset.

Note: The LSEEN, LSEBPS, LSEDRV, RTCSRC and RTCEN bits of the Backup domain control register (BDCR) are only reset after a Backup domain Reset. These bits can be modified only when the BKPWE bit in the Power control register (PWR_CTLR) has to be set.



Bits	Fields	Descriptions
31:15	Reserved	must be kept at reset value
16	BKPRST	Backup domain reset This bit is set and reset by software. 0: No reset 1: Resets Backup domain
15	RTCEN	RTC clock enable This bit is set and reset by software. 0: Disabled RTC clock 1: Enabled RTC clock

14:10	Reserved	must be kept at reset value
9:8	RTCSRC[1:0]	RTC clock entry selection Set and reset by software to control the PLL clock source. 00: No clock selected 01: CK_LSE selected as RTC source clock 10: CK_LSI selected as RTC source clock 11: (CK_HSE / 128) selected as RTC source clock
7:5	Reserved	must be kept at reset value
4:3	LSEDRV[1:0]	LSE oscillator drive capability 00: 'Xtal mode' lower driving capability 01: 'Xtal mode' medium low driving capability 10: 'Xtal mode' medium high driving capability 11: 'Xtal mode' higher driving capability (reset value)
2	LSEBPS	LSE bypass mode enable Set and reset by software. 0: Disable the LSE Bypass mode 1: Enable the LSE Bypass mode
1	LSESTB	External low-speed oscillator stabilization Set by hardware to indicate if the LSE output clock is stable and ready for use. 0: LSE is not stable 1: LSE is stable
0	LSEEN	LSE enable Set and reset by software. 0: Disable LSE 1: Enable LSE

4.3.10. Global Control/Status Register (RCC_GCSR)

Offset: 0x24

Reset value: 0x0C00 0000, reset flags reset by power Reset only, other reset by system reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LP RSTF	WWDG RSTF	IWDG RSTF	SW RSTF	POPDRSTF	EP RSTF	Reserved	RSTFC	Reserved							
rw	rw	rw	rw	rw	rw		rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Reserved	LSI STB	LSI EN
----------	------------	-----------

r rw


Bits	Fields	Descriptions
31	LPRSTF	Low-power reset flag Set by hardware when Deep-sleep /standby reset generated. Reset by writing 1 to the RSTFC bit. 0: No Low-power management reset generated 1: Low-power management reset generated
30	WWDGRSTF	Window watchdog timer reset flag Set by hardware when a window watchdog timer reset generated. Reset by writing 1 to the RSTFC bit. 0: No window watchdog reset generated 1: Window watchdog reset generated
29	IWDGRSTF	Independent watchdog timer reset flag Set by hardware when an independent watchdog timer generated. Reset by writing 1 to the RSTFC bit. 0: No Independent watchdog timer reset generated 1: Independent Watchdog timer reset generated
28	SWRSTF	Software reset flag Set by hardware when a software reset generated. Reset by writing 1 to the RSTFC bit. 0: No software reset generated 1: Software reset generated
27	POPDRSTF	Power On/Power Down reset flag Set by hardware when a Power On/Power Down reset generated. Reset by writing 1 to the RSTFC bit. 0: No Power On/Power Down reset generated 1: Power On/Power Down reset generated
26	EPRSTF	External PIN reset flag Set by hardware when a External PIN generated. Reset by writing 1 to the RSTFC bit. 0: No External PIN reset generated 1: External PIN reset generated
25	Reserved	must be kept at reset value.
24	RSTFC	Reset flag clear

		This bit is set by software to clear all reset flags. 0: Not clear reset flags 1: Clear reset flags
23:2	Reserved	must be kept at reset value.
1	LSISTB	LSI stabilization Set by hardware to indicate if the LSI output clock is stable and ready for use. 0: LSI is not stable 1: LSI is stable
0	LSIEN	LSI enable Set and reset by software. 0: Disable LSI 1: Enable LSI

4.3.11. AHB Reset Control Register (RCC_AHBRCR)

Offset: 0x28

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:15	Reserved	must be kept at reset value
14	ETHMACRST	Ethernet MAC unit reset This bit is set and reset by software. 0: No reset Ethernet MAC unit 1: Reset Ethernet MAC unit
13	Reserved	must be kept at reset value
12	OTGFSRST	OTGFS unit reset This bit is set and reset by software. 0: No reset USB OTGFS unit 1: Reset USB OTGFS unit

11:1 Reserved must be kept at reset value

4.3.12. Global Clock configuration register 2 (RCC_GCFGR2)

Offset: 0x2c

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved													I2S3SEL	I2S2SEL	PREDV1SEL
													rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PLL3MF[3:0]				PLL2MF[3:0]				PREDV2[3:0]				PREDV1[3:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:19	Reserved	must be kept at reset value
18	I2S3SEL	I2S3 Clock Source Selection Set and reset by software. 0: System clock selected as I2S3 source clock 1: (PLL3 x 2) selected as I2S3 source clock
17	I2S2SEL	I2S2 Clock Source Selection Set and reset by software. 0: System clock selected as I2S2 source clock 1: (PLL3 x 2) selected as I2S2 source clock
16	PREDV1SEL	PREDV1 input Clock Source Selection Set and reset by software. 0: HSE selected as PREDV1 input source clock 1: PLL2 selected as PREDV1 input source clock
15:12	PLL3MF[3:0]	PLL3 multiply factor Set and reset by software. 00xx: reserve 020X: reserve 0110: (PLL3 source clock x 8) 0111: (PLL3 source clock x 9) 1000 : (PLL3 source clock x 10) 1001: (PLL3 source clock x 11) 1010: (PLL3 source clock x 12) 1011: (PLL3 source clock x 13) 1100: (PLL3 source clock x 14) 1101: reserve 1110 : (PLL3 source clock x 16) 1111: (PLL3 source clock x 20)


11:8	PLL2MF[3:0]	<p>PLL3 multiply factor</p> <p>Set and reset by software.</p> <p>00xx: reserve</p> <p>020X: reserve</p> <p>0110: (PLL2 source clock x 8)</p> <p>0111: (PLL2 source clock x 9)</p> <p>1000 : (PLL2 source clock x 10)</p> <p>1001: (PLL2 source clock x 11)</p> <p>1010: (PLL2 source clock x 12)</p> <p>1011: (PLL2 source clock x 13)</p> <p>1100: (PLL2 source clock x 14)</p> <p>1101: reserve</p> <p>1110 : (PLL2 source clock x 16)</p> <p>1111: (PLL2 source clock x 20)</p>
7:4	PREDV2	<p>PREDV2 division factor for HSE</p> <p>This bit is set and reset by software. These bits can be written when PLL2 and PLL3 are disable. The CK_HSE is divided by (PREDV2+ 1).</p> <p>0000: PREDV2 input source clock not divided</p> <p>0001: PREDV2 input source clock divided by 2</p> <p>0010: PREDV2 input source clock divided by 3</p> <p>0011: PREDV2 input source clock divided by 4</p> <p>0100: PREDV2 input source clock divided by 5</p> <p>0101: PREDV2 input source clock divided by 6</p> <p>0110: PREDV2 input source clock divided by 7</p> <p>0111: PREDV2 input source clock divided by 8</p> <p>1000: PREDV2 input source clock divided by 9</p> <p>1001: PREDV2 input source clock divided by 10</p> <p>1010: PREDV2 input source clock divided by 11</p> <p>1011: PREDV2 input source clock divided by 12</p> <p>1100: PREDV2 input source clock divided by 13</p> <p>1101: PREDV2 input source clock divided by 14</p> <p>1110: PREDV2 input source clock divided by 15</p> <p>1111: PREDV2 input source clock divided by 16</p>
3:0	PREDV1	<p>PREDV1 division factor</p> <p>This bit is set and reset by software. These bits can be written when PLL is disable.</p> <p>Note: The bit 0 of PREDV1 is same as bit 17 of RCC_GCFGR, so modifying Bit 17 of RCC_GCFGR aslo modifies bit 0 of RCC_GCFGR2.</p> <p>0000: PREDV1 input source clock not divided</p> <p>0001: PREDV1 input source clock divided by 2</p> <p>0010: PREDV1 input source clock divided by 3</p> <p>0011: PREDV1 input source clock divided by 4</p> <p>0100: PREDV1 input source clock divided by 5</p> <p>0101: PREDV1 input source clock divided by 6</p>

- 0110: PREDV1 input source clock divided by 7
- 0111: PREDV1 input source clock divided by 8
- 1000: PREDV1 input source clock divided by 9
- 1001: PREDV1 input source clock divided by 10
- 1010: PREDV1 input source clock divided by 11
- 1011: PREDV1 input source clock divided by 12
- 1100: PREDV1 input source clock divided by 13
- 1101: PREDV1 input source clock divided by 14
- 1110: PREDV1 input source clock divided by 15
- 1111: PREDV1 input source clock divided by 16

4.3.13. RCC Deep-sleep mode voltage register (RCC_DEEPSLEEP_VC)

Offset: 0x34

Reset value: 0x0000 0000.




Bits	Fields	Descriptions
31:3	Reserved	must be kept at reset value
2:0	DEEPSLEEP_VC[2:0]	Deep-sleep mode voltage register These bits is set and reset by software 000 : The core voltage is 1.2V in Deep-sleep mode 001 : The core voltage is 1.1V in Deep-sleep mode 010 : The core voltage is 1.0V in Deep-sleep mode 011 : The core voltage is 0.9V in Deep-sleep mode 100~111 : reserved

4.3.14. AHB2 Clock Control Register (RCC_AHB2CCR)

Offset: 0x60

Reset value: 0x0000 0000



	EN	EN	EN		EN
	rw	rw	rw		rw

Bits	Fields	Descriptions
31:7	Reserved	must be kept at reset value
6	RNGEN	RNG clock enable This bit is set and reset by software. 0: Disabled RNG clock 1: Enabled RNG clock
5	HAUEN	HAU clock enable This bit is set and reset by software. 0: Disabled HAU clock 1: Enabled HAU clock
4	CAUEN	CAU clock enable This bit is set and reset by software. 0: Disabled CAU clock 1: Enabled CAU clock
3:1	Reserved	must be kept at reset value
0	DCIEN	DCI clock enable This bit is set and reset by software. 0: Disabled DCI clock 1: Enabled DCI clock

4.3.15. APB2 Clock Control Register2 (RCC_APB2CCR2)

Offset: 0x64

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PI EN	PH EN	Reserved			TLDI EN	Res.	USAR T6EN	Reserved							
rw	rw				rw		rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved															


Bits	Fields	Descriptions
31	PIEN	PI clock enable

		This bit is set and reset by software. 0: Disabled PI clock 1: Enabled PI clock
30	PHEN	PH clock enable
		This bit is set and reset by software. 0: Disabled PH clock 1: Enabled PH clock
29:27	Reserved	must be kept at reset value
26	TLDIEN	TLDI clock enable
		This bit is set and reset by software. 0: Disabled TLDI clock 1: Enabled TLDI clock
25	Reserved	must be kept at reset value
24	USART6EN	USART6 clock enable
		This bit is set and reset by software. 0: Disabled USART6 clock 1: Enabled USART6 clock
23:0	Reserved	must be kept at reset value

4.3.16. APB1 Clock Control Register2 (RCC_APB1CCR2)

Offset: 0x68

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31	UART8EN	UART8 clock enable
		This bit is set and reset by software. 0: Disabled UART8 clock 1: Enabled UART8 clock

30	UART7EN	UART7 clock enable
		<p>This bit is set and reset by software.</p> <p>0: Disabled UART7 clock</p> <p>1: Enabled UART7 clock</p>
29:24	Reserved	must be kept at reset value
23	I2C3EN	I2C3 clock enable
		<p>This bit is set and reset by software.</p> <p>0: Disabled I2C3 clock</p> <p>1: Enabled I2C3 clock</p>
22:0	Reserved	must be kept at reset value

4.3.17. AHB2 Reset Control Register (RCC_AHB2RCR)

Offset: 0x70

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:7	Reserved	must be kept at reset value
6	RNG RST	RNG unit reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset RNG unit</p>
5	HAU RST	HAU unit reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset HAU unit</p>
4	CAU RST	CAU unit reset
		<p>This bit is set and reset by software.</p> <p>0: No reset</p> <p>1: Reset CAU unit</p>

3:1 Reserved must be kept at reset value

0 DCI RST DCI unit reset

This bit is set and reset by software.

0: No reset

1: Reset DCI unit

4.3.18. APB2 Reset Control Register2 (RCC_APB2RCR2)

Offset: 0x74

Reset value: 0x0000 0000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
PI RST	PH RST	Reserved				TLDI RST	Res.	USAR T6RST	Reserved							
rw	rw					rw		rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved																

Bits	Fields	Descriptions
31	PIRST	PI unit reset This bit is set and reset by software. 0: No reset 1: Reset PI unit
30	PHRST	PH unit reset This bit is set and reset by software. 0: No reset 1: Reset PH unit
29:27	Reserved	must be kept at reset value
26	TLDIRST	TLDI unit reset This bit is set and reset by software. 0: No reset 1: Reset TLDI unit
25	Reserved	must be kept at reset value
24	USART6RST	USART6 unit reset This bit is set and reset by software. 0: No reset 1: Reset USART6 unit
23:0	Reserved	must be kept at reset value

4.3.19. APB1 Reset Control Register2 (RCC_APB1RCR2)

Offset: 0x78

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31	UART8RST	UART8 unit reset This bit is set and reset by software. 0: No reset 1: Reset UART8 unit
30	UART7RST	UART7 unit reset This bit is set and reset by software. 0: No reset 1: Reset UART7 unit
29:24	Reserved	must be kept at reset value
23	I2C3RST	I2C3 unit reset This bit is set and reset by software. 0: No reset 1: Reset I2C3 unit
22:0	Reserved	must be kept at reset value

4.3.20. Global Clock configuration register3 (RCC_GCFGR3)

Offset: 0x80

Reset value: 0x0000 0000



rw rw rw rw rw rw rw rw rw rw rw rw rw

Bits	Fields	Descriptions
31:20	Reserved	must be kept at reset value
19:16	CKOUT2SEL[3:0]	CKOUT2 Clock Source Selection Set and reset by software. 00xx: No clock selected 0100: System clock selected 0101: High Speed 8M Internal Oscillator clock selected 0110: External High Speed oscillator clock selected 0111: (CK_PLL / 2) clock selected 1000: CK_PLL2 clock selected 1001: CK_PLL3 clock divided by 2 selected 1010: XT1 selected 1011: CK_PLL3 clock selected
15:14	Reserved	must be kept at reset value
13:8	CKOUT2DIV[5:0]	CKOUT2 divider before output to PAD Set and reset by software. 0: no divider 1: divider by 2 2: divider by 3 ... 63: divider by 64
7:6	Reserved	must be kept at reset value
5:0	CKOUTDIV[5:0]	CKOUT divider before output to PAD Set and reset by software. 0: no divider 1: CKOUT divider by 2 2: CKOUT divider by 3 ... 63: CKOUT divider by 64

4.3.21. Global PLLT Clock control register (RCC_GPLLTCCR)

Offset: 0x90

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.		PLLT STB	PLLT EN	Res.											
		r	rw												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


Res.

Bits	Fields	Descriptions
31:30	Reserved	must be kept at reset value
29	PLLSTB	PLLT Clock Stabilization Flag Set by hardware to indicate if the PLLT output clock is stable and ready for use. 0: PLLT is not stable 1: PLLT is stable
28	PLLTEN	PLLT enable Set and reset by software. 0: PLLT is switched off 1: PLLT is switched on
27:0	Reserved	must be kept at reset value

4.3.22. Global PLLT Clock interrupt register (RCC_GPLLTIR)

Offset: 0x94

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:23	Reserved	must be kept at reset value
22	PLLSTBR	PLLT stabilization Interrupt Reset Write 1 by software to reset the PLLTSTBF flag. 0: Not reset PLLTSTBF flag 1: Reset PLLTSTBF flag
21:15	Reserved	must be kept at reset value
14	PLLSTBIE	PLLT Stabilization Interrupt Enable

Set and reset by software to enable/disable the PLLT stabilization interrupt.

0: Disable the PLLT stabilization interrupt

1: Enable the PLLT stabilization interrupt

13:7 Reserved must be kept at reset value

6 PLLTSTBF PLLT stabilization interrupt flag

Set by hardware when the PLLT is stable and the PLLTSTBIE bit is set.

Reset by software when setting the PLLTSTBR bit.

0: No PLLT stabilization interrupt generated

1: PLLT stabilization interrupt generated

5:0 Reserved must be kept at reset value

4.3.23. PLLT configuration register (RCC_PLLTCFGR)

Offset: 0x98

Reset value: 0x2000 3010 .

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PLLTSSEL	PLLTRPS[2:0]			Reserved										TLDIPS[1:0]	
rw	rw	rw	rw											rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	PLLTMF[8:0]								PLLTPS[5:0]						
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	PLLTSSEL	<p>PLLT source select</p> <p>This bit can be written only when PLLT is disabled</p> <p>0: select CK_HSI</p> <p>1: select CK_HSE</p>
30:28	PLLTRPS[2:0]	<p>PLLTR prescaler selection</p> <p>Set and reset by software to control the TLDI clock frequency.</p> <p>These bits should be written when the PLLT is disabled.</p> <p>PLLT_R clock frequency = VCO frequency / PLLTRPS ,with $2 \leq PLLTR \leq 7$</p> <p>000: PLLTRPS = 0, wrong configuration</p> <p>001: PLLTRPS = 1, wrong configuration</p> <p>010: PLLTRPS = 2</p> <p>...</p> <p>111: PLLTRPS = 7</p>
27:18	Reserved	must be kept at reset value
17:16	TLDIPS[1:0]	<p>TLDI prescaler selection</p> <p>These bits are set and cleared by software to control the frequency of</p>

		<p>TLDI_CLK.</p> <p>They should be written only if PLLT is disabled.</p> <p>TLDI_CLK frequency = $f(\text{PLLT_R}) / \text{TLDIPS}$ with $2 \leq \text{TLDIPS} \leq 16$</p> <p>00: TLDIPS = 2</p> <p>01: TLDIPS = 4</p> <p>10: TLDIPS = 8</p> <p>11: TLDIPS = 16</p>
15	Reserved	must be kept at reset value
14:6	PLLTMF[8:0]	<p>PLLT multiply factor for VCO.</p> <p>Set and reset by software to control the multiplication factor of the VCO.</p> <p>These bits should be written when the PLLT is disabled.</p> <p>Only half-word and word accesses are allowed to write these bits.</p> <p>VCO output frequency = VCO input frequency x PLLTMF with $49 \leq \text{PLLTMF} \leq 432$</p> <p>00000000: PLLTMF = 0, wrong configuration</p> <p>00000001: PLLTMF = 1, wrong configuration</p> <p>.....</p> <p>00011000: PLLTMF = 48, wrong configuration</p> <p>00011001: PLLTMF = 49</p> <p>...</p> <p>01100000: PLLTMF = 192</p> <p>01100001: PLLTMF = 193</p> <p>...</p> <p>11011000: PLLTMF = 432</p> <p>11011000: PLLTMF = 433, wrong configuration</p> <p>...</p> <p>11111111: PLLTMF = 511, wrong configuration</p>
5:0	PLLTTPS[5:0]	<p>PLLT prescaler selection</p> <p>This bit can be written only when PLLT is disabled</p> <p>Caution: The software has to set these bits correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter.</p> <p>VCO input frequency = PLLT input clock frequency / PLLTTPS with $2 \leq \text{PLLTTPS} \leq 63$</p> <p>000000: PLLTTPS = 0, wrong configuration</p> <p>000001: PLLTTPS = 1, wrong configuration</p> <p>000010: PLLTTPS = 2</p> <p>000011: PLLTTPS = 3</p> <p>000100: PLLTTPS = 4</p> <p>...</p> <p>111110: PLLTTPS = 62</p>

111111: PLLTPS = 63

5. General-purpose and alternate-function I/Os

5.1. Introduction

The general-purpose interface combines seven general-purpose input/output (GPIO) banks.

Each GPIO bank provides 16 dedicated general-purpose pins with input and output capabilities; Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupt on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI)

The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the AF input or output pins.

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog mode.

5.2. Main features

- Input/output direction control
- Each pin weak pull-up/pull-down function
- Output push-pull/open drain enable control
- Output set/reset control
- External interrupt with programmable trigger edge – using EXTI configuration registers
- Analog input/output configurations
- Alternate function input/output configurations
- Port configuration lock


5.3. Function description

Each of the GPIO ports can be configured as inputs or outputs and can be individually configured by software in several modes via the two 32-bit configuration registers (GPIOx_CTLR1, GPIOx_CTLR2) and the two 32-bit data registers (GPIOx_DIR, GPIOx_DOR). Check the following table for details.

Table 5-1 Basic configuration of the I/O port

Configuration mode		CMF1	CMF0	MODE1	MODE0	PxODR register
Input	Analog	0	0	00		don't care
	Input floating		1			don't care
	Input pull-down	1	0			0
	Input pull-up					1
General purpose Output	Push-pull	0	0	00: Reserved	0 or 1	
	Open-drain		1	00: Speed up to 10MHz 01: Speed up to 2MHz	0 or 1	
Alternate Function Output	Push-pull	1	0	01: Speed up to 50MHz	don't care	
	Open-drain		1	don't care		

Figure 5-1 The basic structure of standard I/O Port bit and five-volt tolerant I/O Port bit



1. V_{dd_FT} is a potential specific to five-volt tolerant I/Os and different from V_{dd}

5.3.1. GPIO pin configuration

During or just after the reset period, the alternative functions are all inactive and the GPIO ports are configured into the input floating mode that input without Pull-Up(PU)/Pull-Down (PD) resistors. But the Serial-Wired Debug pins are in input PU/PD mode after reset:

PA15:JTDI in PU

PA14:JTCK in PD

PA13: JTMS in PU

PB4: NJTRST in PU

The GPIO pins can be configured as inputs or outputs. When the GPIO pins are configured as input pins, the data on the external pads can be captured at every APB2 clock cycle to the data input register (GPIO_DIR). And all GPIO pins have an internal weak pull-up and weak pull-down which can be chosen.

When the GPIO pins are configured as output pins, user could configure the speed of port. And chooses the output driver mode: Push-Pull or Open-Drain mode. The value of the data output register (GPIO_DOR) is output on the I/O pin.

5.3.2. External interrupt/wakeup lines


All ports have external interrupt capability. To use external interrupt lines, the port must be configured in input mode.

5.3.3. Input configuration

When GPIO pin is configured as Input:

- The Schmitt Trigger Input is activated
- The weak pull-up and pull-down resistors could be chosen
- The data present on the I/O pad is sampled into the Data Input Register every APB2 clock cycle
- The Output Buffer is disabled

Figure 5-2 Input floating/pull up/pull down configurations of I/O Port bit




1. V_{dd_FT} is a potential specific to five-volt tolerant I/Os and different from V_{dd}

5.3.4. Analog configuration

When GPIO pin is used as analog configuration:

- The weak pull-up and pull-down resistors are disabled.
- The Output Buffer is disabled.
- The Schmitt Trigger Input is de-activated.
- Read access to the Data Input Register gets the value “0”.

Figure 5-3 Analog configuration of I/O Port bit



1. V_{dd_FT} is a potential specific to five-volt tolerant I/Os and different from V_{dd}

5.3.5. Output configuration


When GPIO pin is configured as output:

- The Schmitt Trigger Input is activated.
- The weak pull-up and pull-down resistors are disabled.
- The Output Buffer is enabled:

Open Drain Mode: A “0” in the Output register activates the N-MOS while a “1” in the Output register leaves the port in Hi-Z.

Push-Pull Mode: A “0” in the Output register activates the N-MOS while a “1” in the Output register activates the P-MOS.

- A read access to the Data Output Register gets the last written value in Push-Pull mode
- A read access to the Data Input Register gets the I/O state in open drain mode

Figure 5-4 The Output configuration of I/O Port bit


1. V_{dd_FT} is a potential specific to five-volt tolerant I/Os and different from V_{dd}


5.3.6. Alternate functions (AF)

To suit for different device packages, the GPIO supports remap some alternate functions to some other pins by software. For bidirectional Alternate Functions, the port bit must be configured in Alternate Function Output mode. In this case the input driver is configured in input floating mode.

When GPIO pin is configured as Alternate Function:

- The Output Buffer is turned on in Open Drain or Push-Pull configuration
- The Output Buffer is driven by the peripheral
- The Schmitt Trigger Input is activated
- The weak pull-up and pull-down resistors are disabled.
- The data present on the I/O pin is sampled into the Data Input Register every APB2 clock cycle
- A read access to the Data Input Register gets the I/O state in open drain mode
- A read access to the Data Output Register gets the last written value in Push-Pull mode

Figure 5-5 The Alternate Function configuration of I/O Port bit



Tables below give the GPIO configurations of the device peripherals.

Table 5-2 Advanced timer TIMER1/8

TIMER1/8 pinout	GPIO functional description	GPIO configuration
TIMER1/8_CH[4:1]	Input capture channel[4:1]	Input floating
	Output compare channel[4:1]	Alternate function push-pull
TIMER1/8_CH[3:1]N	Complementary output channel[3:1]	Alternate function push-pull
TIMER1/8_BKIN	Break input	Input floating
TIMER1/8_ETR	External trigger timer input	Input floating

Table 5-3 General-purpose timers TIMER2/3/4/5

TIMER2/3/4/5	GPIO functional description	GPIO configuration
TIMER2/3/4/5_CH[4:1]	Input capture channel[4:1]	Input floating
	Output compare channel[4:1]	Alternate function push-pull
TIMER2/3/4/5_ETR	External trigger timer input	Input floating

Table 5-4 USARTs

USART pinout	GPIO functional description	GPIO configuration
USART[3:1]_TX	Full duplex	Alternate function push-pull
	Half duplex synchronous mode	Alternate function push-pull
USART[3:1]_RX	Full duplex	Input floating / Input pull-up
	Half duplex synchronous mode	Not used. Used as a general IO
USART[3:1]_CK	Synchronous mode	Alternate function push-pull
USART[3:1]_RTS	Hardware flow control	Alternate function push-pull
USART[3:1]_CTS	Hardware flow control	Input floating / Input pull-up

1. The USART_TX pin can also be configured as alternate function open drain.

Table 5-5 SPIx

SPIx pinout	GPIO functional description	GPIO configuration
SPIx_SCK	Master	Alternate function push-pull
	Slave	Input floating
SPIx_MOSI	Full duplex / master	Alternate function push-pull
	Full duplex / slave	Input floating / Input pull-up
	Simplex bidirectional data wire / master	Alternate function push-pull
	Simplex bidirectional data wire / slave	Not used. Used as a general IO
SPIx_MISO	Full duplex / master	Input floating / Input pull-up
	Full duplex / slave (point to point)	Alternate function push-pull
	Full duplex / master (multi-slave)	Alternate function open drain
	Simplex bidirectional data wire / master	Not used. Used as a general IO
	Simplex bidirectional data wire / slave (point to point))	Alternate function push-pull
	Simplex bidirectional data wire / slave (multi-slave)	Alternate function open drain
SPIx_NSS	Hardware master / slave	Input floating / Input pull-up / Input pull-down
	Hardware master / NSS output enabled	Alternate function push-pull
	Software	Not used. Used as a general IO

Table 5-6 I2Sx

I2Sx pinout	GPIO functional description	GPIO configuration
I2Sx_WS	Master	Alternate function push-pull
	Slave	Input floating
I2Sx_CK	Master	Alternate function push-pull
	Slave	Input floating
I2Sx_SD	Transmitter	Alternate function push-pull
	Receiver	Input floating / Input pull-up / Input pull-down
I2Sx_MCK	Master	Alternate function push-pull
	Slave	Not used. Used as a general IO

Table 5-7 I2Cx

I2Cx pinout	GPIO functional description	GPIO configuration
I2Cx_SCL	I2C clock	Alternate function open drain
I2Cx_SDA	I2C Data I/O	Alternate function open drain

Table 5-8 BxCAN

BxCAN pinout	GPIO functional description	GPIO configuration
CAN_TX	Transmit data line	Alternate function push-pull
CAN_RX	Receive data line	Input floating / Input pull-up

Table 5-9 USB

USB pinout	GPIO configuration
USB_DM / USB_DP	As soon as the USB is enabled, these pins are connected to the USB internal transceiver automatically

Table 5-10 OTG_FS

OTG_FS pinout	GPIO functional description	GPIO configuration
OTG_FS_SOF	Host	AF push-pull, if used
	Device	AF push-pull, if used
	OTG	AF push-pull, if used
OTG_FS_VBUS ⁽¹⁾	Host	Input floating
	Device	Input floating
	OTG	Input floating
OTG_FS_ID	Host	No need if the Force host mode is selected by software (FHMOD set in the OTG_FS_GUSB_CFG register)
	Device	No need if the Force host mode is selected by software (FHMOD set in the OTG_FS_GUSB_CFG register)
	OTG	Input pull-up
OTG_FS_DM	Host	Controlled automatically by the USB power-down
	Device	Controlled automatically by the USB power-down
	OTG	Controlled automatically by the USB power-down
OTG_FS_DP	Host	Controlled automatically by the USB power-down
	Device	Controlled automatically by the USB power-down
	OTG	Controlled automatically by the USB power-down

- For the OTG_FS_VBUS pin (PA9) to be used by another shared peripheral or as a general-purpose IO, the PHY Power-down mode has to be active (clear bit 16 in the OTG_FS_GCCFG register)

Table 5-11 SDIO

SDIO pinout	GPIO configuration
SDIO_CK	Alternate function push-pull

SDIO_CMD	Alternate function push-pull
SDIO[D7:D0]	Alternate function push-pull

Table 5-12 EXMC

EXMC pinout	GPIO configuration
EXMC_A[25:0] EXMC_D[15:0]	Alternate function push-pull
EXMC_CK	Alternate function push-pull
EXMC_NOE EXMC_NWE	Alternate function push-pull
EXMC_NE[4:1] EXMC_NCE[3:2] EXMC_NCE4_1 EXMC_NCE4_2	Alternate function push-pull
EXMC_NWAIT EXMC_CD	Input floating/ Input pull-up
EXMC_NIOS16 EXMC_INTR EXMC_INT[3:2]	Input floating
EXM_NL EXMC_NBL[1:0]	Alternate function push-pull
EXMC_NIORD, EXMC_NIOWR, EXMC_NREG	Alternate function push-pull

Table 5-13 ADC

ADC pinout	GPIO configuration
ADC	Analog

Table 5-14 DAC

DAC pinout	GPIO configuration
DAC	Analog

Table 5-15 Other I/Os

Pins	Configuration	GPIO configuration
TAMPER-RTC pin	RTC output	Forced by hardware when configuring the BKP_CR and BKP_RTCCR registers
	Tamper event input	
CK_OUT	Clock output	Alternate function push-pull
EXTI input lines	External input interrupts	Input floating / input pull-up / input

5.4. Remapping function I/O and debug configuration

5.4.1. Introduction

In order to expand the flexibility of the GPIO or the usage of peripheral functions, each I/O pin can be configured to have up to three different functions by setting the AFIO Port Configuration Register (AFIO_PCFR1). Suitable pinout locations can be selected using the peripheral IO remapping function. Additionally, various GPIO pins can be selected to be the EXTI interrupt line by setting the relevant EXTI Source Selection Register (AFIO_ESSRx) to trigger an interrupt or event.

5.4.2. Main features

- APB slave interface for register access
- EXTI source selection
- Each pin has up to four alternative functions for configuration

5.4.3. JTAG/SWD AF remapping

The debug interface signals are mapped on the GPIO ports as shown in table below.

Table 5-16 Debug interface signals

Alternate function	GPIO port
JTMS / SWDIO	PA13
JTCK / SWCLK	PA14
JTDI	PA15
JTDO / TRACESWO	PB3
NJTRST	PB4
TRACECK	PE2
TRACECK0	PE3
TRACECK1	PE4
TRACECK2	PE5
TRACECK3	PE6

To reduce the number of GPIOs used to debug, user can configure SWJ_CFG [2:0] bits in the AFIO_PCFR1 to different vaule. Refer to table below.

Table 5-17 Debug port mapping

SWJ_CFG [2:0]	Available debug ports	SWJ I/O pin assigned				
		PA13/ JTMS/	PA14/ JTCK/S	PA15/ JTDI	PB3/ JTDO/ TRACE	PB4/ NJTRST

		SWDI O	WCLK		SWO	
000	Full SWJ (JTAG-DP + SW-DP) (Reset state)	•	•	•	•	•
001	Full SWJ (JTAG-DP + SW-DP) but without NJTRST	•	•	•	•	X
010	JTAG-DP Disabled and SW-DP Enabled	•	•	X	X ⁽¹⁾	X
100	JTAG-DP Disabled and SW-DP Disabled	X	X	X	X	X
Other	Forbidden					

1. Released only if not using asynchronous trace.

5.4.4. ADC AF remapping

Refer to AFIO Port Configuration Register (AFIO_PCFR1).

Table 5-18 ADC1 external trigger injected conversion AF remapping

Alternate function	ADC1_ETRGINJ_REMAP = 0	ADC1_ETRGINJ_REMAP = 1
ADC1 external trigger injected conversion	ADC1 external trigger injected conversion is connected to EXTI15	ADC1 external trigger injected conversion is connected to TIMER8_CH4

Table 5-19 ADC1 external trigger regular conversion AF remapping

Alternate function	ADC1_ETRGREG_REMAP = 0	ADC1_ETRGREG_REMAP = 1
ADC1 external trigger regular conversion	ADC1 external trigger regular conversion is connected to EXTI11	ADC1 external trigger regular conversion is connected to TIMER8_TRGO

Table 5-20 ADC2 external trigger injected conversion AF remapping

Alternate function	ADC2_ETRGINJ_REMAP = 0	ADC2_ETRGINJ_REMAP = 1
ADC2 external trigger injected conversion	ADC2 external trigger injected conversion is connected to EXTI15	ADC2 external trigger injected conversion is connected to TIMER8_CH4

Table 5-21 ADC2 external trigger regular conversion AF remapping

Alternate function	ADC2_ETRGREG_REMAP = 0	ADC2_ETRGREG_REMAP = 1
ADC2 external trigger regular conversion	ADC2 external trigger regular conversion is connected to EXTI11	ADC2 external trigger regular conversion is connected to TIMER8_TRGO

5.4.5. TIMER AF remapping

Table 5-22 TIMER1 alternate function remapping

Alternate function	TIMER1_REMAP[1:0]	TIMER1_REMAP[1:0]	TIMER1_REMAP[1:0]

	=“00” (no remap)	=“01” (partial remap)	=“11” (full remap) ⁽¹⁾
TIMER1_ETR	PA12		PE7
TIMER1_CH1	PA8		PE9
TIMER1_CH2	PA9		PE11
TIMER1_CH3	PA10		PE13
TIMER1_CH4	PA11		PE14
TIMRE1_BKIN	PB12 ⁽²⁾	PA6	PE15
TIMER1_CH1N	PB13	PA7	PE8
TIMER1_CH2N	PB14 ⁽²⁾	PB0	PE10
TIMER1_CH3N	PB15 ⁽²⁾	PB1	PE12

1. Remap available only for 100-pin 144-pin and 176-pin packages
2. Remap not available on 36-pin package

Table 5-23 TIMER2 alternate function remapping

Alternate function	TIMER2_REMA P[1:0] = “00” (no remap)	TIMER2_REMAP [1:0] = “01” (partial remap)	TIMER2_REMA P[1: 0] = “10” (partial remap)	TIMER2_REMA P[1:0] = “11” (full remap) ⁽¹⁾
TIMER2_CH1/TIMER2_ETR ⁽²⁾	PA0	PA15	PA0	PA15
TIMER2_CH2	PA1	PB3	PA1	PB3
TIMER2_CH3	PA2		PB10	
TIMER2_CH4	PA3		PB11	

1. Remap not available on 36-pin package
2. TIMER2_CH1 and TIMER2_ETR share the same pin but cannot be used at the same time (which is why we have this notation:TIMER2_CH1_ETR).

Table 5-24 TIMER3 alternate function remapping

Alternate function	TIMER3_REMAP[1:0] =“00” (no remap)	TIMER3_REMAP[1:0] =“10” (partial remap)	TIMER3_REMAP[1:0] =“11” (full remap) ⁽¹⁾
TIMER3_CH1	PA6	PB4	PC6
TIMER3_CH2	PA7	PB5	PC7
TIMER3_CH3	PB0		PC8
TIMER3_CH4	PB1		PC9

1. Remap available only for 64-pin,100-pin 144-pin and 176-pin packages.

Table 5-25 TIMER4 alternate function remapping

Alternate function	TIMER4_REMAP = 0	TIMER4_REMAP = 1 ⁽¹⁾
TIMER4_CH1	PB6	PD12
TIMER4_CH2	PB7	PD13
TIMER4_CH3	PB8	PD14
TIMER4_CH4	PB9	PD15

1. Remap available only for 100-pin 144-pin and 176-pin packages.

Table 5-26 TIMER5 alternate function remapping

Alternate function	TIMER5_REMAP = 0	TIMER5_REMAP = 1 ⁽¹⁾
TIMER5_CH1	PA0	PH10
TIMER5_CH2	PA1	PH11
TIMER5_CH3	PA2	PH12
TIMER5_CH4	PA3	PI0

Table 5-27 TIMER8 alternate function remapping

Alternate function	TIMER8_REMAP = 0	TIMER8_REMAP = 1	TIMER8_REMAP = 2
TIMER8_CH1	PC6	PI5	
TIMER8_CH2	PC7	PI6	
TIMER8_CH2	PC8	PI7	
TIMER8_CH4	PC9	PI2	
TIMER8_ETR	PA0	PI3	
TIMER8_BKIN	PA6	PI4	
TIMER8_CH1N	PA7	PA5	PH13
TIMER8_CH2N	PB0	PB14	PH14
TIMER8_CH3N	PB1	PB15	PH15

Table 5-28 TIMER9 alternate function remapping⁽¹⁾

Alternate function	TIMER9_REMAP = 0	TIMER9_REMAP = 1
TIMER9_CH1	PA2	PE5
TIMER9_CH2	PA3	PE6

1. Refer to the AF remap and debug I/O configuration register2

Table 5-29 TIMER10 alternate function remapping⁽¹⁾

Alternate function	TIMER10_REMAP = 0	TIMER10_REMAP = 1
TIMER10_CH1	PB8	PF6

1. Refer to the AF remap and debug I/O configuration register2

Table 5-30 TIMER11 alternate function remapping⁽¹⁾

Alternate function	TIMER11_REMAP = 0	TIMER11_REMAP = 1
TIMER11_CH1	PB9	PF7

1. Refer to the AF remap and debug I/O configuration register2

Table 5-31 TIMER12 alternate function remapping⁽¹⁾

Alternate function	TIMER12_REMAP = 0	TIMER12_REMAP = 1
TIMER12_CH1	PB14	PH6
TIMER12_CH2	PB15	PH9

1. Refer to the AF remap and debug I/O configuration register6

Table 5-32 TIMER13 alternate function remapping⁽¹⁾

Alternate function	TIMER13_REMAP = 0	TIMER13_REMAP = 1
TIMER13_CH1	PA6	PF8

1. Refer to the AF remap and debug I/O configuration register2

Table 5-33 TIMER14 alternate function remapping⁽¹⁾

Alternate function	TIMER14_REMAP = 0	TIMER14_REMAP = 1
TIMER14_CH1	PA7	PF9

1. Refer to the AF remap and debug I/O configuration register2

5.4.6. USART AF remapping

Table 5-34 USART1 alternate function remapping

Alternate function	USART1_REMAP = 0	USART1_REMAP = 1
USART1_TX	PA9	PB6
USART1_RX	PA10	PB7

Table 5-35 USART2 alternate function remapping⁽¹⁾

Alternate function	USART2_REMAP = 0	USART2_REMAP = 1 ⁽¹⁾
USART2_CTS	PA0	PD3
USART2_RTS	PA1	PD4
USART2_TX	PA2	PD5
USART2_RX	PA3	PD6
USART2_CK	PA4	PD7

1. Remap available only 100-pin 144-pin and 176-pin packages

Table 5-36 USART3 alternate function remapping

Alternate function	USART3_REMAP[1:0] = "00" (no remap)	USART3_REMAP[1:0] = "10" (partial remap) ⁽¹⁾	USART3_REMAP[1:0] = "11" (full remap) ⁽²⁾
USART3_TX	PB10	PC10	PD8
USART3_RX	PB11	PC11	PD9
USART3_CK	PB12	PC12	PD10
USART3_CTS	PB13		PD11
USART3_RTS	PB14		PD12

1. Remap available only for 64-pin,100-pin 144-pin and 176-pin packages
2. Remap available only 100-pin 144-pin and 176-pin packages

Table 5-37 UART4 alternate function remapping

Alternate function	UART4_REMAP = "0"	UART4_REMAP = "1"
UART4_RX	PC11	PA1
UART4_TX	PC10	PA0

Table 5-38 USART6 alternate function remapping

Alternate function	USART6_REMAP = "0"	USART6_REMAP = "1"
USART6_RX	PC7	PG9
USART6_TX	PC6	PG14
USART6_CTS	PG15	PG13
USART6_RTS	PG8	PG12

USART6_CK	PC8	PG7
-----------	-----	-----

Table 5-39 UART7 alternate function remapping

Alternate function	UART7_REMAP = "0"	UART7_REMAP = "1"
UART7_RX	PE7	PF6
UART7_TX	PE8	PF7

5.4.7. I2C AF remapping

Table 5-40 I2C1 alternate function remapping

Alternate function	I2C1_REMAP = 0	I2C1_REMAP = 1
I2C1_SCL	PB6	PB8
I2C1_SDA	PB7	PB9

Table 5-41 I2C2 alternate function remapping

Alternate function	I2C2_REMAP = 0	I2C2_REMAP = 1	I2C2_REMAP = 2
I2C2_SCL	PB10	PH4	PF0
I2C2_SDA	PB11	PH5	PF1
I2C2_SMBA	PB12	PH6	PF2

Table 5-42 I2C3 alternate function remapping

Alternate function	I2C3_REMAP =1	I2C3_REMAP = 2
I2C3_SCL	PA8	PH7
I2C3_SDA	PA9	PH8
I2C3_SMBA	PC9	PH9

5.4.8. SPI AF remapping

Table 5-43 SPI1 alternate function remapping

Alternate function	SPI1_REMAP = 0	SPI1_REMAP = 1
SPI1_NSS	PA4	PA15
SPI1_SCK	PA5	PB3
SPI1_MISO	PA6	PB4
SPI1_MOSI	PA7	PB5
SPI1_IO2	PA2	PB4
SPI1_IO3		PB5

Table 5-44 SPI2 alternate function remapping

Alternate function	SPI2_REMAP = 0	SPI2_REMAP = 1	SPI2_REMAP = 2	SPI2_REMAP = 3
SPI2_NSS	PB12	PI0	PB9	
SPI2_SCK	PB13	PI1	PB10	PD3
SPI2_MISO	PB14	PI2	PC2	

SPI2_MOSI	PB15	PI3	PC3	
-----------	------	-----	-----	--

Table 5-45 SPI3 alternate function remapping

Alternate function	SPI3_REMAP = 0	SPI3_REMAP = 1	SPI3_REMAP = 2
SPI3_NSS	PA15	PA4	
SPI3_SCK	PB3	PC10	
SPI3_MISO	PB4	PC11	
SPI3_MOSI	PB5	PC12	PD6

5.4.9. I2S AF remapping

Table 5-46 I2S2 alternate function remapping

Alternate function	I2S2_REMAP = 0	I2S2_REMAP = 1	I2S2_REMAP = 2	I2S2_REMAP = 3
I2S2_WS	PB12	PI0	PB9	
I2S2_CK	PB13	PI1	PB10	PD3
I2S2_MCK	PC6			
I2S2_SD	PB15	PI3	PC3	

Table 5-47 I2S3 alternate function remapping

Alternate function	I2S3_REMAP = 0	I2S3_REMAP = 1	I2S3_REMAP = 2
I2S3_WS	PA15	PA4	PB9
I2S3_CK	PB3	PC10	
I2S3_MCK	PC7		
I2S3_SD	PB5	PC12	PD6

5.4.10. CAN AF remapping

The CAN signals can be mapped on Port A, Port B or Port D as shown in table below. For port D, remapping is not possible in devices delivered in 36-, 48- and 64-pin packages.

Table 5-48 CAN1 alternate function remapping

Alternate function	CAN_REMAP [1:0]="00"	CAN_REMAP [1:0]="10" ⁽¹⁾	CAN_REMAP [1:0]="11" ⁽²⁾	CAN_Additional_REMAP="1"
CAN_RX	PA11	PB8	PD0	PI9
CAN_TX	PA12	PB9	PD1	PH13

1. Remap not available on 36-pin package
2. This remapping is available only on 100-pin packages, when PD0 and PD1 are not remapped on OSC-IN and OSC-OUT.

Table 5-49 CAN2 alternate function remapping

Alternate function	CAN_REMAP="0"	CAN_REMAP="1"
CAN2_RX	PB12	PB5
CAN2_TX	PB13	PB6

5.4.11. Ethernet AF remapping

Table 5-50 ETH alternate function remapping

Alternate Function	ETH_REMAP ="0"	ETH_REMAP ="1"	ETH_REMAP ="2"
ETH_MII_MDC/ETH_RMII_MDC	PC1		
ETH_MII_TXD2	PC2		
ETH_MII_TX_CLK	PC3		
ETH_MII_CRD	PA0	PH2	
ETH_RX_CLK/ETH_RMII_REF_CLK	PA1		
ETH_MII_MDIO/ETH_RMII_MDIO	PA2		
ETH_MII_COL	PA3	PH3	
ETH_MII_RX_DV/ETH_RMII_CRD_DV	PA7	PD8	
ETH_MII_RXD0/ETH_RMII_RXD0	PC4	PD9	
ETH_MII_RXD1/ETH_RMII_RXD1	PC5	PD10	
ETH_MII_RXD2	PB0	PH6	PD11
ETH_MII_RXD3	PB1	PH7	PD12
ETH_PPS_OUT	PB5	PG8	
ETH_MII_TXD3	PB8	PE2	
ETH_MII_RX_ER	PB10	PI10	
ETH_MII_TX_EN/ETH_RMII_TX_EN	PB11	PG11	
ETH_MII_TXD0/ETH_RMII_TXD0	PB12	PG13	
ETH_MII_TXD1/ETH_RMII_TXD1	PB13	PG14	
ETH_RMII_CRD_DV	PA7	PD8	
ETH_MII_RXD0/ETH_RMII_RXD0	PC4	PD9	
ETH_MII_RXD1/ETH_RMII_RXD1	PC5	PD10	
ETH_MII_RXD2	PB0	PD11	PH6
ETH_MII_RXD3	PB1	PD12	PH7

5.4.12. DCI AF remapping

Table 5-51 DCI alternate function remapping

Alternate Function	DCI_REMAP ="0"	DCI_REMAP ="1"	DCI_REMAP ="2"	DCI_REMAP ="3"
DCI_D0	PA9	PC6	PH9	
DCI_D1	PA10	PC7	PH10	
DCI_D2	PC8	PE0	PG10	PH11
DCI_D3	PC9	PE1	PG11	PH12
DCI_D4	PC11	PE4	PH14	
DCI_D5	PB6	PD3	PI4	
DCI_D6	PB8	PE5	PI6	

DCI_D7	PB9	PE6	PI7	
DCI_D8	PC10	PH6	PI1	
DCI_D9	PC12	PH7	PI2	
DCI_D10	PB5	PD6	PI3	
DCI_D11	PD2	PF10	PH15	
DCI_D12	PF11	PG6		
DCI_D13	PG7	PG15	PI0	
DCI_HSYNC	PA4	PH8		
DCI_VSYNC	PB7	PG9	PI5	

5.4.13. LCD AF remapping

Table 5-52 LCD alternate function remapping

Alternate Function	LCD_REMAP ="1"	LCD_REMAP ="2"	LCD_REMAP ="3"
LCD_R0	PH2	PH4	
LCD_R1	PH3	PI3	
LCD_R2	PH8	PC10	
LCD_R3	PB0	PH9	
LCD_R4	PH10	PA11	
LCD_R5	PH11	PA12	
LCD_R6	PH12	PA8	PB1
LCD_R7	PE15	PG6	
LCD_G0	PE5		
LCD_G1	PE6		
LCD_G2	PA6	PH13	
LCD_G3	PE11	PH14	PG10
LCD_G4	PH15	PB10	
LCD_G5	PB11	PI0	
LCD_G6	PC7	PI1	
LCD_G7	PD3	PI2	
LCD_B0	PE4		
LCD_B1	PG12		
LCD_B2	PG10	PD6	
LCD_B3	PG11	PD10	
LCD_B4	PG12	PE12	PI4
LCD_B5	PA3	PI5	
LCD_B6	PB8	PI6	
LCD_B7	PB9	PI7	
LCD_DE	PE13	PF10	
LCD_CLK	PE14	PG7	

LCD_VSYNC	PA4	PI9	
LCD_HSYNC	PC6	PI10	

5.4.14. CLK pins AF remapping

The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general-purpose I/O PC14 and PC15 individually, when the LSE oscillator is off. The LSE has priority over the GP IOs function.

- Note: 1 But when the 1.8 V domain is powered off (by entering standby mode) or when the backup domain is supplied by VBAT (VDD no more supplied), the PC14/PC15 GPIO functionality is lost and will be set in analog mode.
- 2 Refer to the note on IO usage restrictions in Section 5.1.2 on page 67.

Table 5-53 OSC32 pins configuration

Alternate function	LSE = ON	LSE = OFF
PC14	OSC32_IN	PC14
PC15	OSC32_OUT	PC15

The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose I/O PD0/PD1.

Table 5-54 OSC pins configuration

Alternate function	HSE = ON	HSE = OFF
PD0	OSC_IN	PD0
PD1	OSC_OUT	PD1

Table 5-55 OSC pins configuration

Alternate function	OSC_REMAP ="0"	OSC_REMAP ="1" (1)
PH0	OSC_IN	PH0
PH1	OSC_OUT	PH1

1. PH0/PH1 remapped to OSC_IN/OSC_OUT when 176 pin

5.4.15. GPIO locking function

The locking mechanism allows the IO configuration to be protected.

When the LOCK sequence has been applied on a port bit, it is no longer able to modify the value of the port bit until the next reset.

5.5. GPIO registers

5.5.1. GPIO port control register 1 (GPIOx_CTLR1) (x=A..H,I)

Address offset: 0x00

Reset value: 0x4444 4444.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CF7[1:0]		MD7[1:0]		CF6[1:0]		MD6[1:0]		CF5[1:0]		MD5[1:0]		CF4[1:0]		MD4[1:0]	
rw		rw		rw		rw		rw		rw		rw		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF3[1:0]		MD3[1:0]		CF2[1:0]		MD2[1:0]		CF1[1:0]		MD1[1:0]		CF0[1:0]		MD0[1:0]	
rw		rw		rw		rw		rw		rw		rw		rw	

Bits	Fields	Descriptions
31:30	CF7[1:0]	Pin 7 configuration bits These bits are set and cleared by software refer to CF0[1:0]description
29:28	MD7[1:0]	Pin 7 mode bits These bits are set and cleared by software refer to MD0 [1:0]description
27:26	CF6[1:0]	Pin 6 configuration bits These bits are set and cleared by software refer to CF0[1:0]description
25:24	MD6[1:0]	Pin 6 mode bits These bits are set and cleared by software refer to MD0 [1:0]description
23:22	CF5[1:0]	Pin 5 configuration bits These bits are set and cleared by software refer to CF0[1:0]description
21:20	MD5[1:0]	Pin 5 mode bits These bits are set and cleared by software refer to MD0 [1:0]description
19:18	CF4[1:0]	Pin 4 configuration bits These bits are set and cleared by software refer to CF0[1:0] description
17:16	MD4[1:0]	Pin 4 mode bits These bits are set and cleared by software refer to MD0 [1:0]description

15:14	CF3[1:0]	<p>Pin 3 configuration bits</p> <p>These bits are set and cleared by software</p> <p>refer to CF0[1:0]description</p>
13:12	MD3[1:0]	<p>Pin 2 mode bits</p> <p>These bits are set and cleared by software</p> <p>refer to MD0[1:0]description</p>
11:10	CF2[1:0]	<p>Pin 2 configuration bits</p> <p>These bits are set and cleared by software</p> <p>refer to CF0[1:0] description</p>
9:8	MD2[1:0]	<p>Pin 2 mode bits</p> <p>These bits are set and cleared by software</p> <p>refer to MD0[1:0] description</p>
7:6	CF1[1:0]	<p>Pin 1 configuration bits</p> <p>These bits are set and cleared by software</p> <p>refer to CF0[1:0] description</p>
5:4	MD1[1:0]	<p>Pin 1 mode bits</p> <p>These bits are set and cleared by software</p> <p>refer to MD0[1:0] description</p>
3:2	CF0[1:0]	<p>Pin 0 configuration bits</p> <p>These bits are set and cleared by software</p> <p>Input mode (MD[1:0] =00)</p> <p>00: Analog mode</p> <p>01: Floating input</p> <p>10: Input with pull-up / pull-down</p> <p>11:Reserved</p> <p>Output mode (MD[1:0] >00)</p> <p>00: GPIO output with push-pull</p> <p>01: GPIO output with open-drain</p> <p>10: AFIO output with push-pull</p> <p>11: AFIO output with open-drain</p>
1:0	MD0[1:0]	<p>Pin 0 mode bits</p> <p>These bits are set and cleared by software</p> <p>00: Input mode (reset state)</p> <p>01: Output mode ,max speed 10MHz</p> <p>10: Output mode ,max speed 2 MHz</p> <p>11: Output mode ,max speed 50MHz</p>

5.5.2. GPIO port control register 2 (GPIOx_CTLR2) (x=A..H,I)

Address offset: 0x04

Reset value: 0x4444 4444

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CF15[1:0]		MD15[1:0]		CF14[1:0]		MD14[1:0]		CF13[1:0]		MD13[1:0]		CF12[1:0]		MD12[1:0]	
rw		rw		rw		rw		rw		rw		rw		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF11[1:0]		MD11[1:0]		CF10[1:0]		MD10[1:0]		CF9[1:0]		MD9[1:0]		CF8[1:0]		MD8[1:0]	
rw		rw		rw		rw		rw		rw		rw		rw	


Bits	Fields	Descriptions
31:30	CF15[1:0]	Pin15 configuration bits These bits are set and cleared by software refer to CF0[1:0]description
29:28	MD15[1:0]	Pin 15 mode bits These bits are set and cleared by software refer to MD0 [1:0]description
27:26	CMF14[1:0]	Pin 14 configuration bits These bits are set and cleared by software refer to CF0[1:0]description
25:24	MD14[1:0]	Pin 14 mode bits These bits are set and cleared by software refer to MD0 [1:0]description
23:22	CF13[1:0]	Pin 13 configuration bits These bits are set and cleared by software refer to CF0[1:0]description
21:20	MD13[1:0]	Pin 13 mode bits These bits are set and cleared by software refer to MODE0 [1:0]description
19:18	CF12[1:0]	Pin 12 configuration bits These bits are set and cleared by software refer to CF0[1:0] description
17:16	MD12[1:0]	Pin 12 mode bits

		These bits are set and cleared by software
		refer to MD0 [1:0]description
15:14	CF11[1:0]	Pin 11 configuration bits These bits are set and cleared by software refer to CF0[1:0]description
13:12	MD11[1:0]	Pin 11 mode bits These bits are set and cleared by software refer to MD0[1:0]description
11:10	CF10[1:0]	Pin 10 configuration bits These bits are set and cleared by software refer to CF0[1:0] description
9:8	MD10[1:0]	Pin 10 mode bits These bits are set and cleared by software refer to MD0[1:0] description
7:6	CF9[1:0]	Pin 9 configuration bits These bits are set and cleared by software refer to CF0[1:0] description
5:4	MD9[1:0]	Pin 9 mode bits These bits are set and cleared by software refer to MD0[1:0] description
3:2	CF8[1:0]	Pin 8 configuration bits These bits are set and cleared by software refer to CF0[1:0] description
1:0	MD0[1:0]	Pin 8 mode bits These bits are set and cleared by software refer to MD0[1:0] description

5.5.3. GPIO port data input register (GPIOx_DIR) (x=A..H,I)

Address offset: 0x08

Reset value: 0x0000 XXXX



DIR15	DIR14	DIR13	DIR12	DIR11	DIR10	DIR9	DIR8	DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits	Fields	Descriptions
31:16	Reserved	
15:0	DIR[15:0]	<p>Port input data</p> <p>These bits are read only and can be accessed in word mode only. They contain the input value of the corresponding I/O port</p> <p>0: Input signal low 1: Input signal high</p>

5.5.4. GPIO port data output register (GPIOx_DOR) (x=A..H,I)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DOR15	DOR14	DOR13	DOR12	DOR11	DOR10	DOR9	DOR8	DOR7	DOR6	DOR5	DOR4	DOR3	DOR2	DOR1	DOR0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits	Fields	Descriptions
31:16	Reserved	
15:0	DOR[15:0]	<p>Port output data</p> <p>These bits are be read and written by software and can be accessed in word mode only</p> <p>Note: For atomic bit set/reset, the DOR bits can be individually set and cleared by writing to the GPIOx_BOR register</p> <p>0: Output signal low 1: Onput signal high</p>

5.5.5. GPIO port bit operation register (GPIOx_BOR) (x=A..H,I)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
COR15	COR14	COR13	COR12	COR11	COR10	COR9	COR8	COR7	COR6	COR5	COR4	COR3	COR2	COR1	COR0

w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOR15	BOR14	BOR13	BOR12	BOR11	BOR10	BOR9	BOR8	BOR7	BOR6	BOR5	BOR4	BOR3	BOR2	BOR1	BOR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bits	Fields	Descriptions
31:16	CORx	Port x Clear bit These bits are write-only and can be accessed in Word mode only. 0: No action on the corresponding DORx bit 1: Clear the corresponding DORx bit Note: If both CORx and BORx are set, BORx has priority.
15:0	BORx	Port x Set bit These bits are write-only and can be accessed in Word mode only. 0: No action on the corresponding DORx bit 1: Set the corresponding DORx bit

5.5.6. GPIO port bit clear register (GPIOx_BCR) (x=A..H,I)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bits	Fields	Descriptions
31:16	Reserved	
15:0	CRy	Port y Clear bit These bits are write-only and can be accessed in Word mode only 0: No action on the corresponding DORx bit 1: Clear the corresponding DORx bit

5.5.7. GPIO port configuration lock register (GPIOx_LOCKR) (x=A,B)


This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on

a port bit it is longer possible to modify the value of the port bit until the next reset.

Each lock bit freezes the corresponding 4 bits of the control register(CTLR1, CTLR2).

Address offset: 0x18

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:17	Reserved	
16	LKK	<p>Lock key</p> <p>It can only be setted using the Lock Key Writing Sequence.And can always be read.</p> <p>0: Port configuration lock key not active</p> <p>1: Port configuration lock key active.</p> <p>GPIO_LOCKR register is locked until an MCU reset..</p> <p>LOCK key writing sequence</p> <p>Write 1→Write 0→Write 1→ Read 0→ Read 1</p> <p><i>Note: The value of LCK[15:0] must hold during the LOCK Key Writing sequence.</i></p>
15:0	LKx	<p>Port Lock bit 0 ~ 15</p> <p>These bits are read write but can only be written when the LKK bit is 0.</p> <p>0: Port configuration not locked</p> <p>1: Port configuration locked</p>

5.5.8. Event control register (AFIO_ECR)

Address offset: 0x00

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:8	Reserved	
7	EOE	Event output enable Set and cleared by software. When set the EVENTOUT Cortex output is connected to the I/O selected by the PORT[2:0] and PIN[3:0] bits
6:4	PORT[2:0]	Event output port selection Set and cleared by software. Select the port used to output the Cortex EVENTOUT signal. 000: Select PORT A 001: Select PORT B 010: Select PORT C 011: Select PORT D 100: Select PORT E
3:0	PIN[3:0]	Event output pin selection Set and cleared by software. Select the pin used to output the Cortex EVENTOUT signal. These bits are set and cleared by software 0000: Select Pin 0 0001: Select Pin 1 0010: Select Pin 2 ... 1111: Select Pin 15

5.5.9. AFIO port configuration register 1 (AFIO_PCFR1)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	PTP_PS_REMAP	TIMER2_TR1_REMAP	SPI3_REMAP	Reserved	SWJ_CFG[2:0]			MII_RMII_SEL	CAN2_REMAP	ETH1_REMAP	Reserved				TIMER5CH4_REMAP
	rw	rw	rw		rw			rw	rw	rw					rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PD01_REMAP	CAN_REMAP[1:0]	TIMER4_REMAP	TIMER3_REMAP	TIMER2_REMAP	TIMER1_REMAP	USART3_REMAP[1:0]	USART2_REMAP	USART1_REMAP	I2C1_REMAP	SPI1_REMAP					
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.

30	PTP_PPS_REMAP	<p>Ethernet PTP PPS remapping</p> <p>This bit is set and cleared by software. It enables the Ethernet MAC_PPS to be output on the PB5 pin</p> <p>0: PPT_PPS not output PB5 pin</p> <p>1: PPT_PPS is output on PB5 pin</p>
29	TIMER2ITR1_REMAP	<p>TIMER2 internal trigger 1 remapping</p> <p>These bits are set and cleared by software. It control the TMER2_ITR1 internal mapping</p> <p>0: Connect TIMER2_ITR1 internally to the Ethernet PTP output for calibration purposes</p> <p>1: Connect USB OTG SOF (Start of Frame) output TIMER2_ITR1 for calibration purposes</p>
28	SPI3_REMAP	<p>SPI3/I2S3 remapping</p> <p>This bit is set and cleared by software.</p> <p>0: No remap (SPI3_NSS-I2S3_WS/PA15, SPI3_SCK-I2S3_CK/PB3, SPI3_MISO/PB4, SPI3_MOSI-I2S_SD/PB5)</p> <p>1: Full remap (SPI3_NSS-I2S3_WS/PA4, SPI3_SCK-I2S3_CK/PC10, SPI3_MISO/PC11, SPI3_MOSI-I2S_SD/PC12)</p>
27	Reserved	
26:24	SWJ_CFG[2:0]	<p>Serial wire JTAG configuration</p> <p>These bits are write-only (when read,the value is undefined).They are used to configure the SWJ and trace alternate function I/Os. The SWJ(Serial Wire JTAG) supports JTAG or SWD access to the Cortex debug port. The default state after reset is SWJ ON without trace.This allows JTAG or SW mode to be enabled by sending a specific sequence on the JTMS/JTCK pin</p> <p>000: Full SWJ(JTAG-DP +SW-DP): Reset State</p> <p>001: Full SWJ(JTAG-DP +SW-DP): but without NJTRST</p> <p>010: JTAG-DP Disabled and SW-DP Enabled</p> <p>010: JTAG-DP Disabled and SW-DP Disabled</p> <p>Other combinations: no effect</p>
23	MII_RMII_SEL	<p>MII or RMII selection</p> <p>This bit is set and cleared by software.It configures the Ethernet MAC internally for use with an external MII or RMII PHY.</p> <p>0:Configure Ethernet MAC for connection with an MII PHY</p> <p>1:Configure Ethernet MAC for connection with an RMII PHY</p>
22	CAN2_REMAP	<p>CAN2 I/O remapping</p> <p>This bit is set and cleared by software.It controls the CAN2_TX and CAN2_RX pins</p> <p>0: No remap (CAN2_RX/PB12,CAN_TX/PB13)</p>

1:Remap (CAN2_RX/PB5,CAN_TX/PB6)

21	ETH_REMAP	<p>Ethernet MAC I/O remapping</p> <p>This bit is set and cleared by software.It controls the Ethernet MAC connections with PHY</p> <p>0: No remap (RX_DV-CRS_DV/PA7,RXD0/PC4,RXD1/PC5,RXD2/PB0,RXD3/PB1)</p> <p>1: Remap (RX_DV-CRS_DV/PD8,RXD0/PD9,RXD1/PD10,RXD2/PD11,RXD3/PD12)</p>
20:17	Reserved	
16	TIMER5CH4_IEMAP	<p>TIMER5 channel4 internal remap</p> <p>Set and cleared by software.This bit controls the TIMER5_CH4 internal mapping. When reset timer TIMER5_CH4 is connected to PA3.When set the LSI internal clock connected to TIMER5_CH4 input for calibration purpose.</p> <p>0: No remap</p> <p>1: Remap</p>
15	PD01_REMAP	<p>Port D0/Port D1 mapping on OSC_IN/OSC_OUT</p> <p>This bit is set and cleared by software</p> <p>0: Not remap</p> <p>1: PD0 remapped on OSC_IN, PD1 remapped on OSC_OUT</p>
14:13	CAN1_REMAP[1:0]	<p>CAN1alternate interface remapping</p> <p>These bits are set and cleared by software</p> <p>00: No remap</p> <p>01: Not used</p> <p>10: Partial remap</p> <p>11: Full remap</p>
12	TIMER4_REMAP	<p>TIMER4 remapping</p> <p>This bit is set and cleared by software.</p> <p>0: No remap</p> <p>1: Full remap</p>
11:10	TIMER3_REMAP [1:0]	<p>TIMER3 remapping</p> <p>These bits are set and cleared by software</p> <p>00: No remap</p> <p>01: Not used</p> <p>10: Partial remap</p> <p>11: Full remap</p>
9:8	TIMER2_REMAP [1:0]	<p>TIMER2 remapping</p>

		These bits are set and cleared by software
		00: No remap
		01: Partial remap
		10: Partial remap
		11: Full remap
7:6	TIMER1_REMAP [1:0]	TIMER1 remapping
		These bits are set and cleared by software
		00: No remap
		01: Partial remap
		10: Not used
		11: Full remap
5:4	USART3_REMAP [1:0]	USART3 remapping
		These bits are set and cleared by software
		00: No remap
		01: Partial remap
		10: Not used
		11: Full remap
3	USART2_REMAP	USART2 remapping
		This bit is set and cleared by software
		0: No remap
		1: Remap
3	USART2_REMAP	USART2 remapping
		This bit is set and cleared by software
		0: No remap
		1: Remap
2	USART1_REMAP	USART1 remapping
		This bit is set and cleared by software
		0: No remap
		1: Remap
1	I2C1_REMAP	I2C1 remapping
		This bit is set and cleared by software
		0: No remap
		1: Remap
0	SPI1_REMAP	SPI1 remapping
		This bit is set and cleared by software
		0: No remap
		1: Remap

5.5.10. EXTI source selection register 1 (AFIO_ESSR1)

Address offset: 0x08

Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EXTI3[3:0]				EXTI2[3:0]				EXTI1[3:0]				EXTI0[3:0]			
rw				rw				rw				rw			

Bits	Fields	Descriptions
31:16	Reserved	
15:12	EXTI3[3:0]	EXTI 3 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
11:8	EXTI2[3:0]	EXTI 2 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
7:4	EXTI1[3:0]	EXTI 1 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
3:0	EXTI0[3:0]	EXTI 0 pin configuration These bits are set and cleared by software 0000: PORTA[0] pin is selected as EXTI0 source signal 0001: PORTB[0] pin is selected as EXTI0 source signal 0010: PORTC[0] pin is selected as EXTI0 source signal 0011: PORTD[0] pin is selected as EXTI0 source signal 0100: PORTE[0] pin is selected as EXTI0 source signal 0101: PORTF[0] pin is selected as EXTI0 source signal 0110: PORTG[0] pin is selected as EXTI0 source signal 0111: PORTH[0] pin is selected as EXTI0 source signal 1000: PORTI[0] pin is selected as EXTI0 source signal

5.5.11. EXTI source selection register 2 (AFIO_ESSR2)

Address offset: 0x0C

Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EXTI7[3:0]				EXTI6[3:0]				EXTI5[3:0]				EXTI4[3:0]			

rw

rw

rw

rw

Bits	Fields	Descriptions
31:16	Reserved	
15:12	EXTI7[3:0]	EXTI 7 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
11:8	EXTI6[3:0]	EXTI 6 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
7:4	EXTI5[3:0]	EXTI 5 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
3:0	EXTI4[3:0]	EXTI 4 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description

5.5.12. EXTI source selection register 3 (AFIO_ESSR3)

Address offset: 0x10

Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EXTI11[3:0]				EXTI10[3:0]				EXTI9[3:0]				EXTI8[3:0]			
rw				rw				rw				rw			


Bits	Fields	Descriptions
31:16	Reserved	
15:12	EXTI11[3:0]	EXTI 11 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
11:8	EXTI10 [3:0]	EXTI 10 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
7:4	EXTI9 [3:0]	EXTI 9 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
3:0	EXTI8 [3:0]	EXTI 8 pin configuration

These bits are set and cleared by software
refer to EXTI0[3:0] description

5.5.13. EXTI source selection register 4 (AFIO_ESSR4)

Address offset: 0x14

Reset value: 0x0000




Bits	Fields	Descriptions
31:16	Reserved	
15:12	EXTI15 [3:0]	EXTI 15 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
11:8	EXTI14 [3:0]	EXTI 14 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
7:4	EXTI13 [3:0]	EXTI 13 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description
3:0	EXTI12 [3:0]	EXTI 12 pin configuration These bits are set and cleared by software refer to EXTI0[3:0] description

5.5.14. AFIO port configuration register 2 (AFIO_PCFR2)

Address offset: 0x1C

Reset value: 0x0000



Bits	Fields	Descriptions
------	--------	--------------

31:11 Reserved

10	FSMC_NADV	<p>FSMC_NADV connect/disconnect</p> <p>This bit is set and cleared by software,It controls the use of optional FSMC_NADV signal.</p> <p>0: The NADV signal is connected to the output(default)</p> <p>1: The NADV signal is not connected. The I/O pin can be used by another peripheral.</p>
9	TIMER14_REMAP	<p>TIMER14 remapping</p> <p>This bit is set and cleared by software,It controls the mapping of the TIMER14_CH1 alternate function onto the GPIO ports</p> <p>0: No remap (PA7)</p> <p>1: Remap (PF9)</p>
8	TIMER13_REMAP	<p>TIMER13 remapping</p> <p>This bit is set and cleared by software,It controls the mapping of the TIMER13_CH1 alternate function onto the GPIO ports</p> <p>0: No remap (PA6)</p> <p>1: Remap (PF8)</p>
7	TIMER11_REMAP	<p>TIMER11 remapping</p> <p>This bit is set and cleared by software,It controls the mapping of the TIMER11_CH1 alternate function onto the GPIO ports</p> <p>0: No remap (PB9)</p> <p>1: Remap (PF7)</p>
6	TIMER10_REMAP	<p>TIMER10 remapping</p> <p>This bit is set and cleared by software,It controls the mapping of the TIMER10_CH1 alternate function onto the GPIO ports</p> <p>0: No remap (PB8)</p> <p>1: Remap (PF6)</p>
5	TIMER9_REMAP	<p>TIMER9 remapping</p> <p>This bit is set and cleared by software,It controls the mapping of the TIMER9_CH1 and TIMER9_CH2 alternate function onto the GPIO ports</p> <p>0: No remap</p> <p>1: Remap</p>
4:0	Reserved	

5.5.15. AFIO port configuration register 3 (AFIO_PCFR3)

Address offset: 0x3c

Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PH01 _	Reser ved	DCI_H SYNC _REM AP	DCI_D13_ REMAP[1:0]	DCI_D12 _ REMAP	DCI_D11_ REMAP[1:0]	DCI_D10_ REMAP[1:0]	DCI_D9_ REMAP[1:0]	DCI_D8_ REMAP[1:0]	DCI_D7_ REMAP[1:0]						
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCI_D6_ REMAP[1:0]	DCI_D5_ REMAP[1:0]	DCI_D4_ REMAP[1:0]	DCI_D3_ REMAP[1:0]	DCI_D2_ REMAP[1:0]	DCI_D1_ REMAP[1:0]	DCI_D0_ REMAP[1:0]	DCI_VSYNC_ REMAP[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	PH01_REMAP	PH0/PH1 remapping This bit is set and cleared by software 0: No remap (No PH0/PH1) (use as OSC_IN/OSC_OUT) 1: PH0/PH1 remapped to OSC_IN/OSC_OUT when 176pin
30	Reserved	
29	DCI_HSYNC_REMAP	DCI_HSYNC remapping This bit is set and cleared by software 00: No remap (PA4) 01: DCI_HSYNC remapped to PH8
28:27	DCI_D13_REMAP[1:0]	DCI_D13 remapping This bit is set and cleared by software 00: No remap (PG7) 01: DCI_D13 remapped to PG15 10: Reserved 11: DCI_D13 remapped to PI0
26	DCI_D12_REMAP	DCI_D12 remapping This bit is set and cleared by software 0: No remap (PF11) 1: DCI_D12 remapped to PG6
25:24	DCI_D11_REMAP[1:0]	DCI_D11 remapping This bit is set and cleared by software 00: No remap (PD2) 01: DCI_D11 remapped to PF10

		10: Reserved
		11: DCI_D11 remapped to PH15
23:22	DCI_D10_REMAP[1:0]	DCI_D10 remapping
		This bit is set and cleared by software
		00: No remap (PB5)
		01: DCI_D10 remapped to PD6
		10: Reserved
		11: DCI_D10 remapped to PI3
21:20	DCI_D9_REMAP[1:0]	DCI_D9 remapping
		This bit is set and cleared by software
		00: No remap (PC12)
		01: DCI_D9 remapped to PH7
		10: Reserved
		11: DCI_D9 remapped to PI2
19:18	DCI_D8_REMAP[1:0]	DCI_D8 remapping
		This bit is set and cleared by software
		00: No remap (PC10)
		01: DCI_D8 remapped to PH6
		10: Reserved
		11: DCI_D8 remapped to PI1
17:16	DCI_D7_REMAP[1:0]	DCI_D7 remapping
		This bit is set and cleared by software
		00: No remap (PB9)
		01: DCI_D7 remapped to PE6
		10: Reserved
		11: DCI_D7 remapped to PI7
15:14	DCI_D6_REMAP[1:0]	DCI_D6 remapping
		This bit is set and cleared by software
		00: No remap (PB8)
		01: DCI_D6 remapped to PE5
		10: Reserved
		11: DCI_D6 remapped to PI6
13:12	DCI_D5_REMAP[1:0]	DCI_D5 remapping
		This bit is set and cleared by software
		00: No remap (PB6)
		01: DCI_D5 remapped to PD3
		10: Reserved

		11: DCI_D5 remapped to PI4
11:10	DCI_D4_REMAP[1:0]	DCI_D4 remapping This bit is set and cleared by software 00: No remap (PC11) 01: DCI_D4 remapped to PE4 10: Reserved 11: DCI_D4 remapped to PH14
9:8	DCI_D3_REMAP[1:0]	DCI_D3 remapping This bit is set and cleared by software 00: No remap (PC9) 01: DCI_D3 remapped to PE1 10: DCI_D3 remapped to PG11 11: DCI_D3 remapped to PH12
7:6	DCI_D2_REMAP[1:0]	DCI_D2 remapping This bit is set and cleared by software 00: No remap (PC8) 01: DCI_D2 remapped to PE0 10: DCI_D2 remapped to PG10 11: DCI_D2 remapped to PH11
5:4	DCI_D1_REMAP[1:0]	DCI_D1 remapping This bit is set and cleared by software 00: No remap (PA10) 01: DCI_D1 remapped to PC7 10: Reserved 11: DCI_D1 remapped to PH10
3:2	DCI_D0_REMAP[1:0]	DCI_D0 remapping This bit is set and cleared by software 00: No remap (PA9) 01: DCI_D0 remapped to PC6 10: Reserved 11: DCI_D0 remapped to PH9
1:0	DCI_VSYNC_REMAP[1:0]	DCI_VSYNC remapping This bit is set and cleared by software 00: No remap (PB7) 01: DCI_VSYNC remapped to PG9 10: reserved 11: DCI_VSYNC remapped to PI5

5.5.16. AFIO port configuration register 4 (AFIO_PCFR4)

Address offset: 0x40

Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LCD_ B3_P	LCD_ B2_P	LCD_ G3_P	LCD_ CLK_	LCD_ R7_P	LCD_ DE_P	LCD_ R7_P	LCD_ CLK_	LCD_ DE_P	LCD_ B4_P	LCD_ G3_P	LCD_ G1_P	LCD_ G0_P	LCD_ B0_P	LCD_ B3_P	LCD_ B2_P
G11	G10	G10	PG7	G6	F10	E15	PE14	E13	E12	E11	E6	E5	E4	D10	D6
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LCD_ G7_P	LCD_ R2_P	LCD_ G6_P	LCD_ HSY	LCD_ G5_P	LCD_ G4_P	LCD_ B7_P	LCD_ B6_P	LCD_ R6_P	LCD_ R3_P	LCD_ R5_P	LCD_ R4_P	LCD_ R6_P	LCD_ G2_P	LCD_ VSY	LCD_ B5_P
D3	C10	C7	NC_P	B11	B10	B9	B8	B1	B0	A12	A11	A8	A6	NC_ PA4	A3
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	LCD_B3_PG11	LCD_B3_PG11 remapping This bit is set and cleared by software 1: LCD_B3 remapped to PG11 0: LCD_B3 Not remapped to PG11
30	LCD_B2_PG10	LCD_B2_PG10 remapping This bit is set and cleared by software 1: LCD_B2 remapped to PG10 0: LCD_B2 Not remapped to PG10
29	LCD_G3_PG10	LCD_G3_PG10 remapping This bit is set and cleared by software 1: LCD_G3 remapped to PG10 0: LCD_G3 Not remapped to PG10
28	LCD_CLK_PG7	LCD_CLK_PG7 remapping This bit is set and cleared by software 1: LCD_CLK remapped to PG7 0: LCD_CLK Not remapped to PG7
27	LCD_R7_PG6	LCD_R7_PG6 remapping This bit is set and cleared by software 1: LCD_R7 remapped to PG6 0: LCD_R7 Not remapped to PG6
26	LCD_DE_PG10	LCD_DE_PG10 remapping

		<p>This bit is set and cleared by software</p> <p>1: LCD_DE remapped to PF10</p> <p>0: LCD_DE Not remapped to PF10</p>
25	LCD_R7_PE15	<p>LCD_R7_PE15 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_R7 remapped to PE15</p> <p>0: LCD_R7 Not remapped to PE15</p>
24	LCD_CLK_PE14	<p>LCD_CLK_PE14 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_CLK remapped to PE14</p> <p>0: LCD_CLK Not remapped to PE14</p>
23	LCD_DE_PE13	<p>LCD_DE_PE13 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_DE remapped to PE13</p> <p>0: LCD_DE Not remapped to PE13</p>
22	LCD_B4_PE12	<p>LCD_B4_PE12 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_B4 remapped to PE12</p> <p>0: LCD_B4 Not remapped to PE12</p>
21	LCD_G3_PE11	<p>LCD_G3_PE11 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_G3 remapped to PE11</p> <p>0: LCD_G3 Not remapped to PE11</p>
20	LCD_G1_PE6	<p>LCD_G1_PE6 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_G1 remapped to PE6</p> <p>0: LCD_G1 Not remapped to PE6</p>
19	LCD_G0_PE5	<p>LCD_G0_PE5 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_G0 remapped to PE5</p> <p>0: LCD_G0 Not remapped to PE5</p>
18	LCD_B0_PE4	<p>LCD_B0_PE4 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_B0 remapped to PE4</p> <p>0: LCD_B0 Not remapped to PE4</p>

17	LCD_B3_PD10	LCD_B3_PD10 remapping This bit is set and cleared by software 1: LCD_B3 remapped to PD10 0: LCD_B3 Not remapped to PD10
16	LCD_B2_PD6	LCD_B2_PD6 remapping This bit is set and cleared by software 1: LCD_B2 remapped to PD6 0: LCD_B2 Not remapped to PD6
15	LCD_G7_PD3	LCD_G7_PD3 remapping This bit is set and cleared by software 1: LCD_G7 remapped to PD3 0: LCD_G7 Not remapped to PD3
14	LCD_R2_PC10	LCD_R2_PC10 remapping This bit is set and cleared by software 1: LCD_R2 remapped to PC10 0: LCD_R2 Not remapped to PC10
13	LCD_G6_PC7	LCD_G6_PC7 remapping This bit is set and cleared by software 1: LCD_G6 remapped to PC7 0: LCD_G6 Not remapped to PC7
12	LCD_HSYNC_PC6	LCD_HSYNC_PC6 remapping This bit is set and cleared by software 1: LCD_HSYNC remapped to PC6 0: LCD_HSYNC Not remapped to PC6
11	LCD_G5_PB11	LCD_G5_PB11 remapping This bit is set and cleared by software 1: LCD_G5 remapped to PB11 0: LCD_G5 Not remapped to PB11
10	LCD_G4_PB10	LCD_G4_PB10 remapping This bit is set and cleared by software 1: LCD_G4 remapped to PB10 0: LCD_G4 Not remapped to PB10
9	LCD_B7_PB9	LCD_B7_PB9 remapping This bit is set and cleared by software 1: LCD_B7 remapped to PB9

		0: LCD_B7 Not remapped to PB9
8	LCD_B6_PB8	LCD_B6_PB8 remapping This bit is set and cleared by software 1: LCD_B6 remapped to PB8 0: LCD_B6 Not remapped to PB8
7	LCD_R6_PB1	LCD_R6_PB1 remapping This bit is set and cleared by software 1: LCD_R6 remapped to PB1 0: LCD_R6 Not remapped to PB1
6	LCD_R3_PB0	LCD_R3_PB0 remapping This bit is set and cleared by software 1: LCD_R3 remapped to PB0 0: LCD_R3 Not remapped to PB0
5	LCD_R5_PA12	LCD_R5_PA12 remapping This bit is set and cleared by software 1: LCD_R5 remapped to PA12 0: LCD_R5 Not remapped to PA12
4	LCD_R4_PA11	LCD_R4_PA11 remapping This bit is set and cleared by software 1: LCD_R4 remapped to PA11 0: LCD_R4 Not remapped to PA11
3	LCD_R6_PA8	LCD_R6_PA8 remapping This bit is set and cleared by software 1: LCD_R6 remapped to PA8 0: LCD_R6 Not remapped to PA8
2	LCD_G2_PA6	LCD_G2_PA6 remapping This bit is set and cleared by software 1: LCD_G2 remapped to PA6 0: LCD_G2 Not remapped to PA6
1	LCD_VSYNC_PA4	LCD_VSYNC_PA4 remapping This bit is set and cleared by software 1: LCD_VSYNC remapped to PA4 0: LCD_VSYNC Not remapped to PA4
0	LCD_B5_PA3	LCD_B5_PA3 remapping This bit is set and cleared by software

1: LCD_B5 remapped to PA3

0: LCD_B5 Not remapped to PA3

5.5.17. AFIO port configuration register 5 (AFIO_PCFR5)

Address offset: 0x44

Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved							SPI3_ MOSI	SPI2_ SCK	LCD_ R1_P I3	LCD_ R0_P H4	LCD_ HSY NC_P I10	LCD_ VSY NC_P I9	LCD_ B7_P I7	LCD_ B6_P I6	LCD_ B5_P I5	
							rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LCD_ B5_P I4	LCD_ G7_P I2	LCD_ G6_P I1	LCD_ G5_P I0	LCD_ G4_P H15	LCD_ G3_P H14	LCD_ G2_P H13	LCD_ R 6_PH1 2	LCD_ R5_P H11	LCD_ R4_P H10	LCD_ R3_P H9	LCD_ R2_P H8	LCD_ R1_P H3	LCD_ R0_P H2	LCD_ B1_P G12	LCD_ B4_P G12	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits	Fields	Descriptions
31:25	reserverd	
24	SPI3_MOSI_REMAP	<p>SPI3_MOSI remapping</p> <p>This bit is set and cleared by software</p> <p>1: SPI3_MOSI remapped to PD6</p> <p>0: No effect, refer to SPI3_REMAP</p>
23	SPI2_SCK_REMAP	<p>SPI2_SCK remapping</p> <p>This bit is set and cleared by software</p> <p>1: SPI2_SCK remapped to PD3</p> <p>0: No effect, refer to SPI2_NSCK_REMAP</p>
22	LCD_R1_PI3	<p>LCD_R1_PI3 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_R1 remapped to PI3</p> <p>0: LCD_R1 Not remapped to PI3</p>
21	LCD_R0_PH4	<p>LCD_R0_PH4 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_R0 remapped to PH4</p> <p>0: LCD_R0 Not remapped to PH4</p>
20	LCD_HSYNC_PI10	<p>LCD_HSYNC_PI10 remapping</p>

		<p>This bit is set and cleared by software</p> <p>1: LCD_HSYNC remapped to PI10</p> <p>0: LCD_HSYNC Not remapped to PI10</p>
19	LCD_VSYNC_PI9	<p>LCD_VSYNC_PI9 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_VSYNC remapped to PI9</p> <p>0: LCD_VSYNC Not remapped to PI9</p>
18	LCD_B7_PI7	<p>LCD_B7_PI7 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_B7 remapped to PI7</p> <p>0: LCD_B7 Not remapped to PI7</p>
17	LCD_B6_PI6	<p>LCD_B6_PI6 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_B6 remapped to PI6</p> <p>0: LCD_B6 Not remapped to PI6</p>
16	LCD_B5_PI5	<p>LCD_B5_PI5 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_B5 remapped to PI5</p> <p>0: LCD_B5 Not remapped to PI5</p>
15	LCD_B4_PI4	<p>LCD_B4_PI4 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_B4 remapped to PI4</p> <p>0: LCD_B4 Not remapped to PI4</p>
14	LCD_G7_PI2	<p>LCD_G7_PI2 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_G7 remapped to PI2</p> <p>0: LCD_G7 Not remapped to PI2</p>
13	LCD_G6_PI1	<p>LCD_G6_PI1 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_G6 remapped to PI1</p> <p>0: LCD_G6 Not remapped to PI1</p>
12	LCD_G5_PI0	<p>LCD_G5_PI0 remapping</p> <p>This bit is set and cleared by software</p> <p>1: LCD_G5 remapped to PI0</p> <p>0: LCD_G5 Not remapped to PI0</p>

11	LCD_G4_PH15	LCD_G4_PH15 remapping This bit is set and cleared by software 1: LCD_G4 remapped to PH15 0: LCD_G4 Not remapped to PH15
10	LCD_G3_PH14	LCD_G3_PH14 remapping This bit is set and cleared by software 1: LCD_G3 remapped to PH14 0: LCD_G3 Not remapped to PH14
9	LCD_G2_PH13	LCD_G2_PH13 remapping This bit is set and cleared by software 1: LCD_G2 remapped to PH13 0: LCD_G2 Not remapped to PH13
8	LCD_R6_PH12	LCD_R6_PH12 remapping This bit is set and cleared by software 1: LCD_R6 remapped to PH12 0: LCD_R6 Not remapped to PH12
7	LCD_R5_PH11	LCD_R5_PH11 remapping This bit is set and cleared by software 1: LCD_R5 remapped to PH11 0: LCD_R5 Not remapped to PH11
6	LCD_R4_PH10	LCD_R4_PH10 remapping This bit is set and cleared by software 1: LCD_R4 remapped to PH10 0: LCD_R4 Not remapped to PH10
5	LCD_R3_PH9	LCD_R3_PH9 remapping This bit is set and cleared by software 1: LCD_R3 remapped to PH9 0: LCD_R3 Not remapped to PH9
4	LCD_R2_PH8	LCD_R2_PH8 remapping This bit is set and cleared by software 1: LCD_R2 remapped to PH8 0: LCD_R2 Not remapped to PH8
3	LCD_R1_PH3	LCD_R1_PH3 remapping This bit is set and cleared by software 1: LCD_R1 remapped to PH3

- 0: LCD_R1 Not remapped to PH3
- 2 LCD_R0_PH2 LCD_R0_PH2 remapping

This bit is set and cleared by software
1: LCD_R0 remapped to PH2
0: LCD_R0 Not remapped to PH2
- 1 LCD_B1_PG12 LCD_B1_PG12 remapping

This bit is set and cleared by software
1: LCD_B1 remapped to PG12
0: LCD_B1 Not remapped to PG12
- 0 LCD_B4_PG12 LCD_B4_PG12 remapping

This bit is set and cleared by software
1: LCD_B4 remapped to PG12
0: LCD_B4 Not remapped to PG12

5.5.18. AFIO port configuration register 6 (AFIO_PCFR6)

Address offset: 0x48

Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EXM C_SD NE1_ REM AP	EXM C_SD NE0_ REM AP	EXM C_SD CKE1 _RE MAP	EXM C_SD CKE0 _RE MAP	EXM C_SD NWE _RE MAP	USA RT6_ RX_R EMA P	USA RT6_ TX_R EMA P	USA RT6_ CTS_ REM AP	USA RT6_ RTS_ REM AP	USA RT6_ CK_R EMA P	USA RT7_ REM AP	ETH_ RX_H I_RE MAP	ETH_ CRS COL_ REM AP	ETH_ TXD0 1_RE MAP	PPS_ HI_R EMA P	ETH_ TXD3 _RE MAP
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAN_ HI_R EMA P	TIME R12_ REM AP	USA RT4_ REM AP	SPI2_IO_REM AP[1:0]	SPI2_NSCK_R EMAP[1:0]	I2C2_REMAP [1:0]	TIME R8_C H_RE MAP	TIMER8_CHN_ REMAP[1:0]	TIME R5_R EMA P	TIME R2_C H1_R EMA P	I2C3_ REM AP2_ EN	I2C3_ REM AP1_ EN				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	EXMC_SDNE1_REMAP	EXMC_SDNE1 remapping This bit is set and cleared by software 0: No remap (PH6) 1: EXMC_SDNE1 remapped to PB6

30	EXMC_SDNE0_REMAP	EXMC_SDNE0 remapping This bit is set and cleared by software 0: No remap (PH3) 1: EXMC_SDNE0 remapped to PC2
29	EXMC_SDCKE1_REMAP	EXMC_SDCKE1 remapping This bit is set and cleared by software 0: No remap (PH7) 1 : EXMC_SDCKE1 remapped to PB5
28	EXMC_SDCKE0_REMAP	EXMC_SDCKE0 remapping This bit is set and cleared by software 0: No remap (PH2) 1: EXMC_SDCKE0 remapped to PC3
27	EXMC_SDNWE_REMAP	EXMC_SDNWE remapping This bit is set and cleared by software 0: No remap (PH5) 1: EXMC_SDNWE remapped to PC0
26	USART6_RX_REMAP	USART6_RX remapping This bit is set and cleared by software 0: No remap (PC7) 1: USART6_RX remapped to PG9
25	USART6_TX_REMAP	USART6_TX remapping This bit is set and cleared by software 0: No remap (PC6) 1: USART6_TX remapped to PG14
24	USART6_CTS_REMAP	USART6_CTS remapping This bit is set and cleared by software 0: No remap (PG15) 1: USART6_CTS remapped to PG13
23	USART6_RTS_REMAP	USART6_RTS remapping This bit is set and cleared by software 0: No remap (PG8) 1: USART6_RTS remapped to PG12
22	USART6_CK_REMAP	USART6_CK remapping This bit is set and cleared by software 0: No remap (PC8)

		1: USART6_CK remapped to PG7
21	USART7_REMAP	<p>USART7 remapping</p> <p>This bit is set and cleared by software</p> <p>0: No remap (USART7_RX/USART7_TX mapped on PE7/8)</p> <p>1: USART7_RX/USART7_TX remapped to PF6/PF7</p>
20	ETH_RX_HI_REMAP	<p>ETH_RXD2/ETH_RXD3/ETH_RX_ER remapping</p> <p>This bit is set and cleared by software</p> <p>1: ETH_RXD2/ETH_RXD3/ETH_RX_ER remap to PH6/PH7/PI10</p> <p>0: No effect. ETH_RXD2/ETH_RXD3 refer to ETH_REMAP. ETH_RX_ER mapped on PB10.</p>
19	ETH_CRSCOL_REMAP	<p>ETH_CRS/ETH_COL remapping</p> <p>This bit is set and cleared by software</p> <p>1: ETH_MII_CRS/ETH_MII_COL remapped to PH2/PH3</p> <p>0: No remap. ETH_MII_CRS/ETH_MII_COL mapped on PA0/PA3</p>
18	ETH_TXD01_REMAP	<p>ETH_TX_EN/ETH_TXD0/ETH_TXD1 remapping</p> <p>This bit is set and cleared by software</p> <p>1: ETH_TX_EN/ETH_TXD0/ETH_TXD1 remapped to PG11/PG13/PG14</p> <p>0: No remap. ETH_TX_EN/ETH_TXD0/ETH_TXD1 mapped on PB11/PB12/PB13</p>
17	PPS_HI_REMAP	<p>ETH_PPS_OUT remapping</p> <p>This bit is set and cleared by software</p> <p>1: ETH_PPS_OUT remapped to PG8</p> <p>0: ETH_PPS_OUT not remapped to PG8</p>
16	ETH_TXD3_REMAP	<p>ETH_TXD3 remapping</p> <p>This bit is set and cleared by software</p> <p>1: ETH_TXD3 remapped to PE2</p> <p>0: No remap. ETH_TXD3 mapped on PB8</p>
15	CAN_HI_REMAP	<p>CAN additional remapping</p> <p>This bit is set and cleared by software</p> <p>1: CAN1_TX/CAN1_RX remapped to PH13/PI9</p> <p>0: No effect; Refer to CAN1_remap</p>
14	TIMER12_REMAP	<p>TIMER12 remapping</p> <p>This bit is set and cleared by software</p> <p>1: TIMER12_CH1/TIMER12_CH2 remapped to PH6/PH9</p> <p>0: No remap : TIMER12_CH1/TIMER12_CH2 mapped on PB14/PB15</p>

13	USART4_REMAP	<p>USART4 remapping</p> <p>This bit is set and cleared by software</p> <p>1: USART4_TX/USART4_RX remapped to PA0/PA1</p> <p>0: No remap: USART4_TX/USART4_RX mapped on PC10/PC11</p>
12:11	SPI2_IO_REMAP[1:0]	<p>SPI2_MISO/SPI2_MOSI remapping</p> <p>This bit is set and cleared by software</p> <p>11: SPI2_MISO/SPI2_MOSI remap to PC2/PC3</p> <p>10: SPI2_MISO/SPI2_MOSI remap to PI2/PI3.</p> <p>00/01: No remap. SPI2_MISO/SPI2_MOSI mapped on PB14/PB15</p>
10:9	SPI2_NSCK_REMAP[1:0]	<p>SPI2_NSS/SPI2_SCK remapping</p> <p>This bit is set and cleared by software</p> <p>11: SPI2_NSS/SPI2_SCK remapped to PB9/PB10</p> <p>10: SPI2_NSS/SPI2_SCK remapped to PI0/PI1.</p> <p>00/01: No remap. SPI2_NSS/SPI2_SCK mapped on PB12/PB13</p>
8:7	I2C2_REMAP[1:0]	<p>I2C2 remapping</p> <p>This bit is set and cleared by software</p> <p>11: I2C2_SCL/I2C2_SDA/ I2C2_SMBA remapped to PF0/PF1/PF2</p> <p>10: I2C2_SCL/I2C2_SDA/ I2C2_SMBA remapped to PH4/PH5/PH6</p> <p>00/01: No remap. I2C2_SCL/I2C2_SDA/ I2C2_SMBA mapped on PB10/PB11/PB12</p>
6	TIMER8_CH_REMAP	<p>TIMER8_CH1/ TIMER8_CH2/ TIMER8_CH3 / TIMER8_CH4/ TIMER8_ETR/ TIMER8_BKIN remapping</p> <p>This bit is set and cleared by software</p> <p>1: TIMER8_CH1/ TIMER8_CH2/ TIMER8_CH3 / TIMER8_CH4/ TIMER8_ETR/ TIMER8_BKIN remapped to PI5/PI6/PI7/PI2/PI3/PI4</p> <p>0: No remap. TIMER8_CH1/ TIMER8_CH2/ TIMER8_CH3/ TIMER8_CH4/ TIMER8_ETR/ TIMER8_BKIN mapped on PC6/PC7/PC8/PC9/PA0/PA6</p>
5:4	TIMER8_CHN_REMAP[1:0]	<p>TIMER8_CH1N/ TIMER8_CH2N/ TIMER8_CH3N remapping</p> <p>This bit is set and cleared by software</p> <p>11: TIMER8_CH1N/ TIMER8_CH2N/ TIMER8_CH3N remapped to PH13/PH14/PH15</p> <p>10: TIMER8_CH1N/ TIMER8_CH2N/ TIMER8_CH3N remapped to PA5/PB14/PB15</p> <p>00/01: No remap TIMER8_CH1N/ TIMER8_CH2N/ TIMER8_CH3N mapped on PA7/PB0/PB1</p>
3	TIMER5_REMAP	<p>TIMER5 remapping</p> <p>This bit is set and cleared by software</p>

		0: No remap. TIMER5_CH1/ TIMER5_CH2/ TIMER5_CH3/ TIMER5_CH4 mapped on PA0/PA1/PA2/PA3
		1: TIMER5_CH1/ TIMER5_CH2/ TIMER5_CH3/ TIMER5_CH4 remapped to PH10/PH11/PH12/PI0
2	TIMER2_CH1_REMAP	TIMER2_CH1 remapping
		This bit is set and cleared by software
		0: No effect; Refer to TIMER2_Remap
		1: TIMER2_CH1_ETR remapped to PA5
1	I2C3_REMAP2	I2C3 remapping 2
		This bit is set and cleared by software
		0: No remap
		1: I2C3_SCL/I2C3_SDA/I2C3_SMBAL remapped to PH7/PH8/PH9
0	I2C3_REMAP1	I2C3 remapping 1
		This bit is set and cleared by software
		0: No remap
		1: I2C3_SCL/I2C3_SMBAL/I2C3_SDA remapped to PA8/PA9/PC9

6. CRC Calculation Unit

6.1. Introduction

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data.

This CRC calculation unit can be used to calculate 32 bit CRC code within fix polynomial.


6.2. Main feature

- 32bit data input and 32 bit data output. Calculation period is 4 AHB Clock Cycle for 32 bit input data size from data entered to the calculation result available.
- Free purpose 8 bit register is unrelated for calculation and can be used for any other goal by any other peripheral device.
- Fix polynomial: 0x4C11DB7

$$X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$$

This 32bit CRC polynomial is a common polynomial used in Ethernet.

Figure 6-1 Block Diagram of CRC Calculation Unit



6.3. Function Description


- CRC calculation unit is used to calculate the 32-Bit raw data, and CRC_DTR register will receive the raw data and store the calculation result. If do not clear the CRC_DTR register by software setting CRC_CTLR register, the new input raw data will calculate based on the result of previous value of CRC_DTR.
- CRC calculation will spend 4 AHB clock cycle for 32bit data size, during this
- period AHB will not be hanged because the existence of the 32-bit input buffer.
- This module supplies an 8-bit free register CRC_FDTR.
- CRC_FDTR is unrelated to the CRC calculation, any value you write in will be read out at anytime.

6.4. CRC Register

6.4.1. CRC Data Register (CRC_DTR)

Address offset: 0x00

Reset value: 0xFFFF FFFF




Bits	Fields	Descriptions
31:0	DATA[31:0]	CRC calculation result bits Software writes and reads. Write value cannot be read because the read value is the previous CRC calculation result.

6.4.2. CRC Free Data Register (CRC_FDTR)

Address offset: 0x04

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:8	Reserved	Keep at reset value
7:0	FDR[7:0]	Free Data Register Bits Software write and read These bits are unrelated with CRC calculation. This byte can be used for any goal by any other peripheral. The CRC_CTLR register will generate no effect to the byte.

6.4.3. CRC Control Register (CRC_CTLR)

Address offset: 0x08

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:1	Reserved	Keep at reset value
0	RESET	This bit can reset the CRC_DTR register to the value of 0xFFFFFFFF then automatically cleared itself to 0 by hardware. This bit will generate no effect to CRC_FDTR. Software write and read.

7. Interrupts and events

7.1. Introduction

Cortex-M3 integrates the Nested Vectored Interrupt Controller (NVIC) for efficient exception and interrupts processing. NVIC facilitates low-latency exception and interrupt handling and controls power management. It's tightly coupled to the processor core. You can read the Technical Reference Manual of Cortex-M3 for more details about NVIC.

GD32F20x also provides an external interrupt/event controller called EXTI which can contains 20 independent edge detectors and generates interrupts request or wake up event to the processor. The EXTI has three trigger types: rising edge, falling edge and both edges. Each edge detector in the EXTI can be configured and masked independently.

7.2. Main features

- Cortex-M3 system exception
- Up to 90 maskable peripheral interrupts
- 4 bits interrupt priority configuration—16 priority levels
- Efficient interrupt processing
- Support exception pre-emption and tail chaining
- Wake up system from power saving mode
- 20 independent edge detectors in EXTI
- Three trigger types: rising, falling and both edges
- Software interrupt or event trigger
- Trigger sources configurable

7.3. Function description

7.3.1. NVIC and exception/interrupt processing

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR).

The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. The following tables lists all exception types in the GD32F20x devices.

Table 7-1 NVIC exception types in Cotrex-M3

Exception Type	Vector Number	Priority (a)	Vector Address	Description
-	0	-	0x0000_0000	Reserved
Reset	1	-3	0x0000_0004	Reset
NMI	2	-2	0x0000_0008	Non maskable interrupt.
HardFault	3	-1	0x0000_000C	All class of fault
MemManage	4	Programmable	0x0000_0010	Memory management
BusFault	5	Programmable	0x0000_0014	Prefetch fault, memory access fault
UsageFault	6	Programmable	0x0000_0018	Undefined instruction or illegal state
-	7-10	-	0x0000_001C -0x0000_002B	Reserved
SVCall	11	Programmable	0x0000_002C	System service call via SWI instruction
Debug Monitor	12	Programmable	0x0000_0030	Debug Monitor
-	13	-	0x0000_0034	Reserved
PendSV	14	Programmable	0x0000_0038	Pendable request for system service
SysTick	15	Programmable	0x0000_003C	System tick timer

Table 7-2 Interrupt vector table of Connectivity Line devices

Interrupt Number	Vector Number	Peripheral Interrupt Description	Vector Address
IRQ 0	16	Window watchdog interrupt	0x0000_0040
IRQ 1	17	LVD through EXTI Line detection interrupt	0x0000_0044
IRQ 2	18	Tamper interrupt	0x0000_0048
IRQ 3	19	RTC global interrupt	0x0000_004C
IRQ 4	20	Flash global interrupt	0x0000_0050
IRQ 5	21	RCC global interrupt	0x0000_0054
IRQ 6	22	EXTI Line0 interrupt	0x0000_0058
IRQ 7	23	EXTI Line1 interrupt	0x0000_005C
IRQ 8	24	EXTI Line2 interrupt	0x0000_0060
IRQ 9	25	EXTI Line3 interrupt	0x0000_0064
IRQ 10	26	EXTI Line4 interrupt	0x0000_0068
IRQ 11	27	DMA1 Channel1 global interrupt	0x0000_006C
IRQ 12	28	DMA1 Channel2 global interrupt	0x0000_0070
IRQ 13	29	DMA1 Channel3 global interrupt	0x0000_0074
IRQ 14	30	DMA1 Channel4 global interrupt	0x0000_0078
IRQ 15	31	DMA1 Channel5 global interrupt	0x0000_007C


Interrupt Number	Vector Number	Peripheral Interrupt Description	Vector Address
IRQ 16	32	DMA1 Channel6 global interrupt	0x0000_0080
IRQ 17	33	DMA1 Channel7 global interrupt	0x0000_0084
IRQ 18	34	ADC1 and ADC2 global interrupt	0x0000_0088
IRQ 19	35	CAN1 TX interrupts	0x0000_008C
IRQ 20	36	CAN1 RX0 interrupts	0x0000_0090
IRQ 21	37	CAN1 RX1 interrupt	0x0000_0094
IRQ 22	38	CAN1 SCE interrupt	0x0000_0098
IRQ 23	39	EXTI Line[9:5] interrupts	0x0000_009C
IRQ 24	40	TIMER1 Break interrupt and TIMER9 global interrupt	0x0000_00A0
IRQ 25	41	TIMER1 Update interrupt and TIMER10 global interrupt	0x0000_00A4
IRQ 26	42	TIMER1 Trigger and Communication interrupts and TIMER11 global interrupt	0x0000_00A8
IRQ 27	43	TIMER1 Capture Compare interrupt	0x0000_00AC
IRQ 28	44	TIMER2 global interrupt	0x0000_00B0
IRQ 29	45	TIMER3 global interrupt	0x0000_00B4
IRQ 30	46	TIMER4 global interrupt	0x0000_00B8
IRQ 31	47	I2C1 event interrupt	0x0000_00BC
IRQ 32	48	I2C1 error interrupt	0x0000_00C0
IRQ 33	49	I2C2 event interrupt	0x0000_00C4
IRQ 34	50	I2C2 error interrupt	0x0000_00C8
IRQ 35	51	SPI1 global interrupt	0x0000_00CC
IRQ 36	52	SPI2 global interrupt	0x0000_00D0
IRQ 37	53	USART1 global interrupt	0x0000_00D4
IRQ 38	54	USART2 global interrupt	0x0000_00D8
IRQ 39	55	USART3 global interrupt	0x0000_00DC
IRQ 40	56	EXTI Line[15:10] interrupts	0x0000_00E0
IRQ 41	57	RTC alarm through EXTI line interrupt	0x0000_00E4
IRQ 42	58	USB OTG FS wakeup through EXTI line interrupt	0x0000_00E8
IRQ 43	59	TIMER8 Break interrupt and TIMER12 global interrupt	0x0000_00EC
IRQ 44	60	TIMER8 Update interrupt and TIMER13 global interrupt	0x0000_00F0
IRQ 45	61	TIMER8 Trigger and Communication interrupts and TIMER14 global interrupt	0x0000_00F4
IRQ 46	62	TIMER8 Capture Compare interrupt	0x0000_00F8
IRQ 47	63	ADC3 global interrupt	0x0000_00FC

Interrupt Number	Vector Number	Peripheral Interrupt Description	Vector Address
IRQ 48	64	EXMC global interrupt	0x0000_0100
IRQ 49	65	SDIO global interrupt	0x0000_0104
IRQ 50	66	TIMER5 global interrupt	0x0000_0108
IRQ 51	67	SPI3 global interrupt	0x0000_010C
IRQ 52	68	UART4 global interrupt	0x0000_0110
IRQ 53	69	UART5 global interrupt	0x0000_0114
IRQ 54	70	TIMER6 global interrupt	0x0000_0118
IRQ 55	71	TIMER7 global interrupt	0x0000_011C
IRQ 56	72	DMA2 Channel1 global interrupt	0x0000_0120
IRQ 57	73	DMA2 Channel2 global interrupt	0x0000_0124
IRQ 58	74	DMA2 Channel3 global interrupt	0x0000_0128
IRQ 59	75	DMA2 Channel4 global interrupt	0x0000_012C
IRQ 60	76	DMA2 Channel5 global interrupt	0x0000_0130
IRQ 61	77	Ethernet global interrupt	0x0000_0134
IRQ 62	78	Ethernet wakeup through EXTI line interrupt	0x0000_0138
IRQ 63	79	CAN2 TX interrupts	0x0000_013C
IRQ 64	80	CAN2 RX0 interrupts	0x0000_0140
IRQ 65	81	CAN2 RX1 interrupt	0x0000_0144
IRQ 66	82	CAN2 SCE interrupt	0x0000_0148
IRQ 67	83	USB OTG FS global interrupt	0x0000_014C
-	-	Reserved	Reserved
IRQ69	85	DMA2 Channel 6_irq	0x0000_0154
IRQ70	86	DMA2 Channel 7_irq	0x0000_0158
IRQ71	87	USART6 global interrupt	0x0000_015C
IRQ72	88	I2C3 event interrupt	0x0000_0160
IRQ73	89	I2C3 error interrupt	0x0000_0164
-	-	Reserved	Reserved
IRQ78	94	DCI global interrupt	0x0000_0178
IRQ79	95	CRYP global interrupt	0x0000_017C
IRQ80	96	HASH or RNG global interrupt	0x0000_0180
-	-	Reserved	Reserved
IRQ82	98	UART7 global interrupt	0x0000_0188
IRQ83	99	UART8 global interrupt	0x0000_018C
-	-	Reserved	Reserved
IRQ88	104	TLDI global interrupt	0x0000_01A0
IRQ89	105	TLDI global error interrupt	0x0000_01A4

7.3.2. External Interrupt and Event (EXTI)

The EXTI contains 20 independent edge detectors and generates interrupts request or wake up event to the processor. The EXTI has three trigger types: rising edge, falling edge and both edges. Each edge detector in the EXTI can be configured and masked independently. Figure below is the block diagram of EXTI.

Figure 7-1 Block diagram of EXTI



The EXTI trigger source includes 16 external lines from GPIO pins and 4 lines from internal modules (including LVD, RTC Alarm, USB Wake-up and Ethernet Wake-up, please refer to Table 7-3 for detail), but this four EXTI lines are connected to the external trigger. All GPIO pins can be selected as an EXTI trigger source by configuring AFIO_ESSRx registers in GPAFIO module (please refer to GPIOs and AFIOs section for detail).

EXTI can provide not only interrupts but also event signals to the process. The Cortex-M3 processor fully implements the Wait For Interrupt (WFI), Wait For Event (WFE) and the Send Event (SEV) instructions. The GD32F20x include a Wake-up Interrupt Controller (WIC). This enables the processor and NVIC to be put into a very low-power sleep mode leaving the WIC to identify and prioritize interrupts and event. EXTI can be used to wake up processor and the whole system when some expected event occurs, such as a special GPIO pin toggling or RTC alarm.

Table 7-3 EXTI source

EXTI Line Number	Source	Attribute
------------------	--------	-----------

EXTI Line Number	Source	Attribute
0	PA0/PB0/PC0/PD0/PE0/PF0/PG0/PH0/PI0	External
1	PA1/PB1/PC1/PD1/PE1/PF1/PG1/PH1/PI1	External
2	PA2/PB2/PC2/PD2/PE2/PF2/PG2/PH2/PI2	External
3	PA3/PB3/PC3/PD3/PE3/PF3/PG3/PH3/PI3	External
4	PA4/PB4/PC4/PD4/PE4/PF4/PG4/PH4/PI4	External
5	PA5/PB5/PC5/PD5/PE5/PF5/PG5/PH5/PI5	External
6	PA6/PB6/PC6/PD6/PE6/PF6/PG6/PH6/PI6	External
7	PA7/PB7/PC7/PD7/PE7/PF7/PG7/PH7/PI7	External
8	PA8/PB8/PC8/PD8/PE8/PF8/PG8/PH8/PI8	External
9	PA9/PB9/PC9/PD9/PE9/PF9/PG9/PH9/PI9	External
10	PA10/PB10/PC10/PD10/PE10/PF10/PG10/PH10/PI10	External
11	PA11/PB11/PC11/PD11/PE11/PF11/PG11/PH11/PI11	External
12	PA12/PB12/PC12/PD12/PE12/PF12/PG12/PH12	External
13	PA13/PB13/PC13/PD13/PE13/PF13/PG13/PH13	External
14	PA14/PB14/PC14/PD14/PE14/PF14/PG14/PH14	External
15	PA15/PB15/PC15/PD15/PE15/PF15/PG15/PH15	External
16	LVD	External
17	RTC Alarm	External
18	USB Wake-up	External
19	Ethernet Wake-up	External

Note: The EXTI line19 is available only in the GD32F207xx device.

7.4. EXTI registers

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

7.4.1. Interrupt enable register (EXTI_IER)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												IER19	IER18	IER17	IER16
												r/w	r/w	r/w	r/w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IER15	IER14	IER13	IER12	IER11	IER10	IER9	IER8	IER7	IER6	IER5	IER4	IER3	IER2	IER1	IER0
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value
19: 0	IERx	Interrupt enable control 0: Interrupt from Linex is disabled. 1: Interrupt from Linex is enabled.

Note: The Bit 19 is available only in the GD32F207xx device and is reserved otherwise.

7.4.2. Event enable register (EXTI_EER)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												EER19	EER18	EER17	EER16
												r/w	r/w	r/w	r/w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EER15	EER14	EER13	EER12	EER11	EER10	EER9	EER8	EER7	EER6	EER5	EER4	EER3	EER2	EER1	EER0
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value
19: 0	EERx	Event enable control 0: Event from Linex is disabled. 1: Event from Linex is enabled.

Note: The Bit 19 is available only in the GD32F207xx device and is reserved otherwise.

7.4.3. Rising edge trigger enable register (EXTI_RTE)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												RTE19	RTE18	RTE17	RTE16
												rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTE15	RTE14	RTE13	RTE12	RTE11	RTE10	RTE9	RTE8	RTE7	RTE6	RTE5	RTE4	RTE3	RTE2	RTE1	RTE0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value
19:0	RTE _x	Rising edge trigger enable 0: Rising edge of Linex is not valid 1: Rising edge of Linex is valid as an interrupt/event request

Note: The Bit 19 is available only in the GD32F207xx device and is reserved otherwise.

7.4.4. Falling edge trigger enable register (EXTI_FTE)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												FTE19	FTE18	FTE17	FTE16
												rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FTE15	FTE14	FTE13	FTE12	FTE11	FTE10	FTE9	FTE8	FTE7	FTE6	FTE5	FTE4	FTE3	FTE2	FTE1	FTE0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31: 20	Reserved	Must be kept at reset value
19: 0	FTE _x	Falling edge trigger enable 0: Falling edge of Linex is not valid 1: Falling edge of Linex is valid as an interrupt/event request

Note: The Bit 19 is available only in the GD32F207xx device and is reserved otherwise.

7.4.5. Software interrupt event register (EXTI_SIE)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												SIE19	SIE18	SIE17	SIE16
												rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIE15	SIE14	SIE13	SIE12	SIE11	SIE10	SIE9	SIE8	SIE7	SIE6	SIE5	SIE4	SIE3	SIE2	SIE1	SIE0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value
19: 0	SIE _x	Interrupt/Event software trigger 0: Deactivate the EXTI _x software interrupt/event request 1: Activate the EXTI _x software interrupt/event request

Note: The Bit 19 is available only in the GD32F207xx device and is reserved otherwise.

7.4.6. Pending register (EXTI_PD)

Address offset: 0x14

Reset value: undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												PD19	PD18	PD17	PD16
												rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31: 20	Reserved	Must be kept at reset value
19: 0	PD _x	Interrupt pending status 0: EXTI Lin _x is not triggered 1: EXTI Lin _x is triggered. This bit is cleared to 0 by writing 1 to it.

Note: The Bit 19 is available only in the GD32F207xx device and is reserved otherwise.

8. Direct memory access controller (DMA)

8.1. Introduction

The direct memory access (DMA) controller provides a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Data can be quickly moved by DMA between peripherals and memory as well as memory and memory without any CPU actions. There are 14 channels in the DMA controller (7 for DMA1 and 7 for DMA2). Each channel is dedicated to manage memory access requests from one or more peripherals. An arbiter is implemented inside to handle the priority among DMA requests.

The system bus is shared by the DMA controller and the Cortex™-M3 core. When the DMA and the CPU are targeting the same destination, the DMA access may stop the CPU access to the system bus for some bus cycles. Round-robin scheduling is implemented in the bus matrix to ensure at least half of the system bus bandwidth for the CPU.

8.2. Main features

- Programmable length of data to be transferred, max to 65536
- 14 channels and each channel are configurable(7 for DMA1 and 7 for DMA2)
- AHB and APB peripherals, FLASH, SRAM can be accessed as source and destination
- Each channel is connected to fixed hardware DMA request
- The priorities of DMA channel requests are determined by software configuration and hardware channel number
- Support peripheral to memory, memory to peripheral, and memory to memory transfers
- Three types of event flags and one single interrupt request for each channel
- Configurable transfer size of source and destination in a channel
- Support Full_Data transfer mode: when the transfer size of source and destination are not equal and the transfer size of source is 32-bit, the DMA automatically unpacks the necessary transfers to optimize the destination transfer size. This feature is only available for the channel 6 of DMA2.

8.3. Function description

8.3.1. DMA transfers

The handshake mechanism between the DMA controller and peripherals is based on the request signal and the acknowledge signal. The request signal indicates the peripheral is requesting for DMA access, while the acknowledge signal indicates the DMA controller has accessed the peripheral. When the DMA controller receives two or more requests at a time,

the requests are served depending on the channel priorities. Each DMA transfer consists of two operations, including the loading of data from the source and the storage of the loaded data to the destination. The source and destination addresses are computed by the DMA controller based on the programmed values in the DMA_PBARx, DMA_MBARx, and DMA_CTLRx registers. For details, see Chapter 8.3.3. The DMA_RCNTx register controls how many transfers to be transmitted on the channel. The PSIZE and MSIZE bits in the DMA_CTLRx register determine how many bytes to be transmitted in a transfer. Normal transfer mode or Full_Data transfer mode can be set using the FD_MODE6 bit in the DMA_ACR register.

Normal Mode

Suppose DMA_RCNT is 4, and both PNAGA and MNAGA are set. The DMA transfer operations for each combination of PSIZE and MSIZE are shown in the following table.

Table 8-1 DMA transfer operations (Normal Mode)

Transfer size		Transfer operations	
Source	Destination	Source	Destination
32 bits	32 bits	1: Read B3B2B1B0[31:0] @0x0 2: Read B7B6B5B4[31:0] @0x4 3: Read BBBAB9B8[31:0] @0x8 4: Read BFBEBDBC[31:0] @0xC	1: Write B3B2B1B0[31:0] @0x0 2: Write B7B6B5B4[31:0] @0x4 3: Write BBBAB9B8[31:0] @0x8 4: Write BFBEBDBC[31:0] @0xC
32 bits	16 bits	1: Read B3B2B1B0[31:0] @0x0 2: Read B7B6B5B4[31:0] @0x4 3: Read BBBAB9B8[31:0] @0x8 4: Read BFBEBDBC[31:0] @0xC	1: Write B1B0[7:0] @0x0 2: Write B5B4[7:0] @0x2 3: Write B9B8[7:0] @0x4 4: Write BDBC[7:0] @0x6
32 bits	8 bits	1: Read B3B2B1B0[31:0] @0x0 2: Read B7B6B5B4[31:0] @0x4 3: Read BBBAB9B8[31:0] @0x8 4: Read BFBEBDBC[31:0] @0xC	1: Write B0[7:0] @0x0 2: Write B4[7:0] @0x1 3: Write B8[7:0] @0x2 4: Write BC[7:0] @0x3
16 bits	32 bits	1: Read B1B0[15:0] @0x0 2: Read B3B2[15:0] @0x2 3: Read B5B4[15:0] @0x4 4: Read B7B6[15:0] @0x6	1: Write 0000B1B0[31:0] @0x0 2: Write 0000B3B2[31:0] @0x4 3: Write 0000B5B4[31:0] @0x8 4: Write 0000B7B6[31:0] @0xC
16 bits	16 bits	1: Read B1B0[15:0] @0x0 2: Read B3B2[15:0] @0x2 3: Read B5B4[15:0] @0x4 4: Read B7B6[15:0] @0x6	1: Write B1B0[15:0] @0x0 2: Write B3B2[15:0] @0x2 3: Write B5B4[15:0] @0x4 4: Write B7B6[15:0] @0x6
16 bits	8 bits	1: Read B1B0[15:0] @0x0 2: Read B3B2[15:0] @0x2 3: Read B5B4[15:0] @0x4 4: Read B7B6[15:0] @0x6	1: Write B0[7:0] @0x0 2: Write B2[7:0] @0x1 3: Write B4[7:0] @0x2 4: Write B6[7:0] @0x3
8 bits	32 bits	1: Read B0[7:0] @0x0 2: Read B1[7:0] @0x1 3: Read B2[7:0] @0x2 4: Read B3[7:0] @0x3	1: Write 000000B0[31:0] @0x0 2: Write 000000B1[31:0] @0x4 3: Write 000000B2[31:0] @0x8 4: Write 000000B3[31:0] @0xC
8 bits	16 bits	1: Read B0[7:0] @0x0 2: Read B1[7:0] @0x1 3: Read B2[7:0] @0x2 4: Read B3[7:0] @0x3	1, Write 00B0[15:0] @0x0 2, Write 00B1[15:0] @0x2 3, Write 00B2[15:0] @0x4 4, Write 00B3[15:0] @0x6
8 bits	8 bits	1: Read B0[7:0] @0x0 2: Read B1[7:0] @0x1 3: Read B2[7:0] @0x2 4: Read B3[7:0] @0x3	1, Write B0[7:0] @0x0 2, Write B1[7:0] @0x1 3, Write B2[7:0] @0x2 4, Write B3[7:0] @0x3

Full_Data Mode

In Full_Data mode, the transfer size of source and destination must not be equal and the former must be 32-bit. If the transfer size of destination is 16-bit, each DMA transfer is achieved with one source operation followed by two destination operations. If the transfer size of destination is 8-bit, four destination operations are needed to complete one DMA transfer. Suppose DMA_RCNT is 2, and both PNAGA and MNAGA are set. The DMA

transfer operations for each combination of PSIZE and MSIZE are shown in the following table.

Table 8-2 DMA transfer operations (Full_Data Mode)

Transfer size		Transfer operations	
Source	Destination	Source	Destination
32 bits	16 bits	1: Read B3B2B1B0[31:0] @0x0	1: Write B1B0[16:0] @0x0
		2: Read B7B6B5B4[31:0] @0x4	2: Write B3B2[16:0] @0x2
32 bits	8 bits	1: Read B3B2B1B0[31:0] @0x0	1: Write B0[7:0] @0x0
		2: Read B7B6B5B4[31:0] @0x4	2: Write B1[7:0] @0x1
			3: Write B2[7:0] @0x2
			4: Write B3[7:0] @0x3
			1: Write B4[7:0] @0x4
			2: Write B5[7:0] @0x5
			3: Write B6[7:0] @0x6
			4: Write B7[7:0] @0x7

Note: The Full_Data transfer mode is only available for the channel 6 of DMA2.

8.3.2. Arbitration among channels

When two or more requests are received at a time, the arbiter determines which request is served based on the priorities of channels. There are two-stage priorities, including the software priority and the hardware priority. The software priority is configured by the PRIO[1:0] bits in the DMA_CTLRx register. There are four levels, including low, medium, high, and ultra high. And the hardware priority is fixed. That is the channel with lower number gets priority versus the channel with higher number. For example, channel 1 gets priority over channel 3. The software priority is more significant than the hardware priority. If two channels are configured in different software priorities, the channel with higher software priority is served. If two channels are configured in the same software priority, the channel with higher hardware priority is served.

8.3.3. Next address generation algorithm

PSIZE and MSIZE bits in the DMA_CTLRx register are used for configuring the transfer data size of peripheral and memory. PNAGA and MNAGA bits in the DMA_CTLRx register are used to configure the next address generation algorithm of peripheral and memory. There are two algorithms including the fixed address mode and the increasing address mode. In the fixed address mode, the next address is equal to the current address. In the increasing address mode, the next address is the current address plus 1 or 2 or 4, depending on the transfer data size.

8.3.4. Circulation mode

Circular mode is implemented for circular data flows (for example, ADC scan mode). The feature can be enabled by configuring the CIRC bit in the DMA_CTLRx register. If enabled, the remain counter of the channel is automatically reloaded with the initial programmed value when it reaches zero. So the DMA requests are always served.

8.3.5. Memory to memory mode

The memory to memory mode is enabled by setting the MEMTOMEM bit in the DMA_CTLRx register. In this mode, the DMA channel can also work without being triggered by a request from a peripheral. The DMA channel starts transferring as soon as it is enabled by setting the CHEN bit in the DMA_CTLRx register, and stops when the DMA_RCNTx register reaches zero.


8.3.6. Interrupt requests

Each DMA channel has a dedicated interrupt. There are three types of interrupt event, including transfer complete, half transfer complete, and transfer error. An interrupt may be produced when any type of interrupt event occurs on the channel. Each interrupt event has a dedicated flag bit in the DMA_IFR register, a dedicated clear bit in the DMA_ICR register, and a dedicated enable bit in the DMA_CTLRx register. The relationship is described in the following table.

Table 8-3 DMA interrupt event

Interrupt event	Flag bit	Clear bit	Enable bit
Transfer complete	TCIF	TCIC	TCIE
Half transfer complete	HTIF	HTIC	HTIE
Transfer error	ERRIF	ERRIC	ERRIE

Figure 8-1 DMA interrupt generation logic



NOTE: “x” indicates channel number (for DMA1, x=1...7. for DMA2, x=1...7). In connectivity line devices, DMA2 Channel4 and DMA2 Channel5 interrupts have different interrupt vectors. In high-density and XL-density devices, DMA2 Channel4 and DMA2 Channel5 interrupts have the same interrupt vector. Other DMAx [1,2] Channel interrupts have different interrupt vector.

The transfer error event occurs when the DMA controller accesses a reserved address space. At the moment, the channel is automatically shut down through hardware clear of the CHEN bit in the DMA_CTLRx register.

8.3.7. DMA channel configuration procedure

The following sequence should be followed to configure a DMA channel.

1. Configure the DMA_PBARx register for setting the peripheral address.
2. Configure the DMA_MBARx register for setting the memory address.
3. Configure the DMA_ACR register for setting the transfer mode for channel 6 of DMA2 if needed.
4. Configure the DMA_RCNTx register for setting the total transfer data number.
5. Configure the DMA_CTLRx register for channel software priority, transfer direction, mode type, data size and interrupt type.
6. Configure the DMA_CTLRx register for setting the CHEN bit.

8.3.8. DMA Request Mapping

Several requests from peripherals may be mapped to one DMA channel. They are logically ORed before entering the DMA. For details, see the following figure. The request of each peripheral can be independently enabled or disabled by programming the registers of the corresponding peripheral. The user has to ensure that only one request is enabled at a time on one channel.

Figure 8-2 DMA1 request mapping




Table 8-4 lists the support request from peripheral of each channel.

Table 8-4 Summary of DMA1 requests for each channel

Peripherals	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
TIMER1	●	TIMER1_C H1	TIMER1_C H2	TIMER1_C H4 TIMER1_TRIG TIMER1_COM	TIMER1_U P	TIMER1_C H3	●
TIMER2	TIMER2_C H3	TIMER2_U P	●	●	TIMER2_C H1	●	TIMER2_C H2 TIMER2_C

							H4
TIMER3	●	TIMER3_C H3	TIMER3_C H4 TIMER3_U P	●	●	TIMER3_C H1 TIMER3_TR IG	●
TIMER4	TIMER4_C H1	●	●	TIMER4_C H2	TIMER4_C H3	●	TIMER4_U P
ADC1	ADC1	●	●	●	●	●	●
SPI	●	SPI1_RX	SPI1_TX	SPI/I2S2_R X	SPI/I2S2_T X	●	●
USART	●	USART3_T X	USART3_R X	USART1_T X	USART1_R X	USART2_R X	USART2_T X
I2C	●	●	●	I2C2_TX	I2C2_RX	I2C1_TX	I2C1_RX

Figure 8-3 DMA2 request mapping




Table 8-5 lists the support request from peripheral of each channel.

Table 8-5 Summary of DMA2 requests for each channel

Peripherals	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
TIMER5	TIMER5_C H4 TIMER5_TRIG	TIMER5_C H3 TIMER5_UP	●	TIMER5_CH 2	TIMER5_C H1	●	●
TIMER6/ DAC_ Channel1	●	●	TIMER6_UP / DAC_Chann	●	●	●	●

			el1				
TIMER7/ DAC_ Channel2	●	●	●	TIMER7_UP / DAC_Chann el2	●	●	●
TIMER8	TIMER8_C H3 TIMER8_U P	TMER8_C H4 TMER8_TR IG TMER8_C OM	TMER8_CH 1	●	TMER8_C H2	●	●
ADC3	●	●	●	●	ADC3	●	●
SPI/I2S3	SPI/I2S3_R X	SPI/I2S3_T X	●	●	●	●	●
USART	●	UART5_RX UART8_RX	UART4_RX UART7_RX	UART5_TX UART8_TX	UART4_TX UART7_TX	USART6_ RX	USART6_ TX
SDIO	●	●	●	SDIO	●	●	●
I2C3	●	●	●	●	●	I2C3_TX	I2C3_RX
DCMI	●	●	●	●	●	DCMI	
CRYP	●	●	●	●	●	CRYP_OU T	CRYP_IN
HASH	●	●	●	●	●		HASH_IN

8.4. DMA registers

8.4.1. DMA interrupt status register (DMA_IFR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				ERRIF7	HTIF7	TCIF7	GIF7	ERRIF6	HTIF6	TCIF6	GIF6	ERRIF5	HTIF5	TCIF5	GIF5
				r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERRIF4	HTIF4	TCIF4	GIF4	ERRIF3	HTIF3	TCIF3	GIF3	ERRIF2	HTIF2	TCIF2	GIF2	ERRIF1	HTIF1	TCIF1	GIF1
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits	Fields	Descriptions
31:28	Reserved	Keep at reset value
27/23/19/ 15/11/7/3	ERRIFx	Error flag of channel x (x=1...7) Hardware set and software cleared by configuring DMA_ICR register. 0: Error has not occurred on channel x 1: Error has occurred on channel x
26/22/18/ 14/10/6/2	HTIFx	Half transfer complete flag of channel x (x=1...7) Hardware set and software cleared by configuring DMA_ICR register. 0: Half number of transfer has not completed on channel x 1: Half number of transfer has completed on channel x
25/21/17/ 13/9/5/1	TCIFx	Transfer complete flag of channel x (x=1...7) Hardware set and software cleared by configuring DMA_ICR register. 0: Transfer has not completed on channel x 1: Transfer has completed on channel x
24/20/16/ 12/8/4/0	GIFx	Global interrupt flag of channel x (x=1...7) Hardware set and software cleared by configuring DMA_ICR register. 0: None of ERRIF, HTIF or TCIF occurs on channel x 1: At least one of ERRIF,HTIF or TCIF occurs on channel x

8.4.2. DMA interrupt flag clear register (DMA_ICR)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				ERRIC7	HTIC7	TCIC7	GIC7	ERRIC6	HTIC6	TCIC6	GIC6	ERRIC5	HTIC5	TCIC5	GIC5
				w	w	w	w	w	w	w	w	w	w	w	w

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERRIC4	HTIC4	TCIC4	GIC4	ERRIC3	HTIC3	TCIC3	GIC3	ERRIC2	HTIC2	TCIC2	GIC2	ERRIC1	HTIC1	TCIC1	GIC1
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bits	Fields	Descriptions
31:28	Reserved	Keep at reset value
27/23/19/ 15/11/7/3	ERRICx	Clear error flag of channel x (x=1...7) 0: No effect 1: Clear ERRIFx bit in the DMA_IFR register
26/22/18/ 14/10/6/2	HTICx	Clear half transfer complete flag of channel x (x=1...7) 0: No effect 1: Clear HTIFx bit in the DMA_IFR register
25/21/17/ 13/9/5/1	TCICx	Clear transfer complete flag of channel x (x=1...7) 0: No effect 1: Clear TCIFx bit in the DMA_IFR register
24/20/16/ 12/8/4/0	GICx	Clear global interrupt flag of channel x (x=1...7) 0: No effect 1: Clear GIFx, ERRIFx, HTIFx and TCIFx bits in the DMA_IFR register

8.4.3. DMA channel x control register (DMA_CTLRx)

x = 1..7, where x is channel number

Address offset: 0x08 + 0d20 × (x – 1)

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	MEMTO MEM	PRI0[1:0]	MSIZE[1:0]	PSIZE[1:0]	MNAGA	PNAGA	CIRC	DIR	ERRIE	HTIE	TCIE	CHEN			
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:15	Reserved	Keep at reset value
14	MEMTOMEM	Memory to Memory Mode 0: Disable Memory to Memory Mode 1: Enable Memory to Memory Mode
13:12	PRI0[1:0]	Priority Level of this channel 00: Low 01: Medium 10: High


		11: Ultra high
11:10	MSIZE[1:0]	Transfer data size of memory 00: 8-bit 01: 16-bit 10: 32-bit 11: Reserved
9:8	PSIZE[1:0]	Transfer data size of peripheral 00: 8-bit 01: 16-bit 10: 32-bit 11: Reserved
7	MNAGA	Next address generation algorithm of memory 0: Fixed address mode 1: Increasing address mode
6	PNAGA	Next address generation algorithm of peripheral 0: Fixed address mode 1: Increasing address mode
5	CIRC	Circulation mode 0: Disenable circulation mode. 1: Enable circulation mode
4	DIR	Direction of the data transfer on the channel 0: Read from peripheral and write to memory 1: Read from memory and write to peripheral
3	ERRIE	Enable bit for channel error interrupt 0: Disenable the channel error interrupt 1: Enable the channel error interrupt
2	HTIE	Enable bit for channel transfer half complete interrupt 0:Disenable HT interrupt 1:Enable HT interrupt
1	TCIE	Enable bit for channel transfer complete interrupt 0:Disenable TC interrupt 1:Enable TC interrupt
0	CHEN	Channel enable 0:Disenable channel 1:Enable channel

8.4.4. DMA channel x remain counter (DMA_RCNTx)

x = 1..7, where x is channel number

Address offset: $0x0C + 0d20 \times (x - 1)$

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:16	Reserved	must be kept at reset value
15:0	RCNT[15:0]	Remain counter

This register indicates how many transfers remain. It can only be written when the channel is disabled. Once the channel is enabled, it is read-only, and decreases after each DMA transfer. If the register is zero, no transaction can be issued whether the channel is enabled or not. Once the mission of the channel is complete, the register can be reloaded automatically by the previously programmed value if the channel is configured in auto-reload mode.


8.4.5. DMA channel x peripheral base address register (DMA_PBARx)

$x = 1..7$, where x is channel number

Address offset: $0x10 + 0d20 \times (x - 1)$

Reset value: 0x0000 0000

Note: Do not configure this register when channel is enabled.



Bits	Fields	Descriptions
31:0	PBAR[31:0]	Peripheral base address When PSIZE is 01 (16-bit), PBAR[0] is ignored. Access is automatically aligned to a half word address. When PSIZE is 10 (32-bit), PBAR[1:0] is ignored. Access is automatically aligned to a word address.


8.4.6. DMA channel x memory base address register (DMA_MBARx)

$x = 1..7$, where x is channel number

Address offset: $0x14 + 0d20 \times (x - 1)$

Reset value: 0x0000 0000

Note: Do not configure this register when channel is enabled.




Bits	Fields	Descriptions
31:0	MBAR[31:0]	Memory base address When MSIZE is 01 (16-bit), MBAR[0] is ignored. Access is automatically aligned to a half word address. When MSIZE is 10 (32-bit), MBAR[1:0] is ignored. Access is automatically aligned to a word address.

8.4.7. DMA additional configuration register (DMA_ACR)

Address offset: 0x0300

Reset value: 0x0000 0000

Note: This register is not suitable for DMA1.
Do not configure this register when channel is enabled.



Bits	Fields	Descriptions
31:6	Reserved	must be kept at reset value
5	FD_MODE6	Enable bit for channel 6 Full_Data transfer mode 0: Disable the channel 6 Full_Data transfer mode 1: Enable the channel 6 Full_Data transfer mode
4:0	Reserved	must be kept at reset value

9. Timer (TIMERx)

Timers (TIMERx) are divided into five sorts.

TIMER	TIMER1/8	TIMER2/3/4/5	TIMER6/7	TIMER9/12	TIMER10/11/13/14
TYPE	Advanced	General(1)	Basic	General(2)	General(3)
Prescaler	16-bit	16-bit	16-bit	16-bit	16-bit
Count mode	UP,DOWN, Center-aligned	UP,DOWN, Center-aligned	UP ONLY	UP,DOWN, Center-aligned	UP,DOWN, Center-aligned
Repetition	•	x	x	x	x
Capture/ compare CH	4	4	0	2	1
Output Complementary	3	x	x	x	x
Deadtime	•	x	x	x	x
Break	•	x	x	x	x
Single Pulse	•	•	x	•	•
Quadrature Decoder	•	•	x	•	x
Hall sensor interface	•	•	x	x	x
Slave Controller	•	•	x	•	x
Inter connection	• ⁽¹⁾	• ⁽²⁾	TRGO TO DAC	• ⁽³⁾	• ⁽³⁾
Debug Mode	•	•	•	•	•
DMA	•	•	•	x	x

- (1) TIMER 1: timer5_trgo->it0; timer 2_trgo->it1; timer 3_trgo->it2; timer 4_trgo ->it3;
 TIMER 8: timer 1_trgo->it0; timer 2_trgo->it1; timer 4_trgo->it2; timer 5_trgo ->it3;
- (2) TIMER 2: timer 1_trgo->it0; timer 8_trgo->it1; timer 3_trgo->it2; timer 4_trgo ->it3;
 TIMER 3: timer 1_trgo->it0; timer 2_trgo->it1; timer 5_trgo->it2; timer 4_trgo ->it3;
 TIMER 4: timer 1_trgo->it0; timer 2_trgo->it1; timer 3_trgo->it2; timer 8_trgo ->it3;
 TIMER 5: timer 2_trgo->it0; timer 3_trgo->it1; timer 4_trgo->it2; timer 8_trgo ->it3;
- (3) TIMER 9: timer 2_trgo->it0; timer 3_trgo->it1; timer 10_trgo ->it2; timer 11_trgo ->it3;
 TIMER 12: timer 4_trgo->it0; timer 5_trgo->it1; timer 13_trgo ->it2; timer 14_trgo ->it3;

9.1. Advanced timer (TIMER1/8)

9.1.1. Introduction

The Advanced Timers, known as TIMER1 and TIMER8, may be used for a variety of purposes of advanced control. They consist of one 16-bit up/down-counter, four 16-bit capture/compare registers (TIMERx_CHCC), one 16-bit counter auto reload register (TIMERx_CARL) and several control registers. They can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as single pulse generation or PWM output. TIMER1 and TIMER8 support an Encoder Interface using a decoder with two inputs.

The advanced (TIMER1 and TIMER8) and general (TIMERx) timers are completely independent. They do not share any resources but can be synchronized together.


9.1.2. Main features

- 16-bit down, up, down/up auto-reload counter.
- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536.
- Up to 4 independent channels support functions including input capture, compare match output, generation of PWM waveform (edge and center-aligned Mode), and single pulse mode output.
- Counter repetition to update the timer registers only after a given number of cycles of the counter.
- Break input to trigger the timer's output signals to a known state.
- Interrupt/DMA generation by update, trigger event, input capture event, output compare match event or break input.
- Programmable dead-time for output match.
- Synchronization circuit to control TIMER1 (or TIMER8) with external signals or to interconnect several timers together.
- Encoder interface controller with two inputs using quadrature decoder
- TIMERx Master/Slave mode controller

9.1.3. Function description

Figure below provides details on the internal configuration of the advanced timer.

Figure 9-1 Advanced timer block diagram



Prescaler counter

The prescaler can divide the timer clock (PCLK) to the counter clock (CNT_CLK) by any factor between 1 and 65536. It is controlled through prescaler register (TIMERx_PSC) which can be changed on the fly but be taken into account at the next update event.

Figure 9-2 Counter timing diagram with prescaler division change from 1 to 2





Figure 9-3 Counter timing diagram with prescaler division change from 1 to 4



Upcounting mode

In this mode the counter counts continuously from 0 to the counter-reload value, which is defined in the `TIMERx_CARL` register, in a count-up direction. Once the counter reaches the counter reload value, the counter restarts to count once again from 0. If the repetition counter

is set, the update events generated after the number (TIMERx_CREP+1) of overflow. Else the update event is generated at each counter overflow. The counting direction bit DIR in the TIMERx_CTLR1 register should be set to 0 for the upcounting mode.

When the update event is set by the UPG bit in the TIMERx_EVG register, the counter value will be initialized to 0 and generates an update event.

If set the UPDIS bit in TIMERx_CTLR1 register, the update event is disabled.

When an update event occurs, all the registers (repetition counter, autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when TIMERx_CARL=0x63.

Figure 9-4 Counter timing diagram, internal clock divided by 1




Figure 9-5 Counter timing diagram, internal clock divided by 2




Figure 9-6 Counter timing diagram, internal clock divided by 4




Figure 9-7 Counter timing diagram, internal clock divided by N




Figure 9-8 Counter timing diagram, update event when ARSE=0





Figure 9-9 Counter timing diagram, update event when ARSE=1



Downcounting mode

In this mode the counter counts continuously from the counter-reload value, which is defined in the `TIMERx_CARL` register, to 0 in a count-down direction. Once the counter reaches 0, the counter restarts to count once again from the counter-reload value. If the repetition counter is set, the update event generated after the number (`TIMERx_CREP+1`) of underflow. Else the update event is generated at each counter underflow. The counting direction bit `DIR` in the `TIMERx_CTLR1` register should be set to 1 for the down-counting mode.

When the update event is set by the `UPG` bit in the `TIMERx_EVG` register, the counter value will be initialized to the counter-reload value and generates an update event.

If set the `UPDIS` bit in `TIMERx_CTLR1` register, the update event is disabled.

When an update event occurs, all the registers (repetition counter, autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when `TIMERx_CARL=0x63`.

Figure 9-10 Counter timing diagram, internal clock divided by 1




Figure 9-11 Counter timing diagram, internal clock divided by 2




Figure 9-12 Counter timing diagram, internal clock divided by 4




Figure 9-13 Counter timing diagram, internal clock divided by N





Figure 9-14 Counter timing diagram, update event when repetition counter is not used



Center-aligned counting mode

In the center-aligned counting mode, the counter counts up from 0 to the counter-reload value and then counts down to 0 alternatively. The Timer module generates an overflow event when the counter counts to the counter-reload value subtract 1 in the up-counting mode and generates an underflow event when the counter counts to 1 in the down-counting mode. The counting direction bit DIR in the TIMEx_CTLR1 register is read-only and indicates the counting direction when in the center-aligned mode. The counting direction is updated by hardware automatically.

Setting the UPG bit in the TIMEx_EVG register will initialize the counter value to 0 irrespective of whether the counter is counting up or down in the center-align counting mode and generates an update event.

The UPIF bit in the TIMEx_EVG register can be set to 1 when an underflow event at count-down (CAM in TIMEx_CTLR1 is "01"), an overflow event at count-up (CAM in TIMEx_CTLR1 is "10") or both of them occur (CAM in TIMEx_CTLR1 is "11").

If set the UPDIS bit in the TIMEx_CTLR1 register, the update event is disabled.

When an update event occurs, all the registers (repetition counter, autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when TIMEx_CARL=0x5.

Figure 9-15 Counter timing diagram, internal clock divided by 1, TIMERx_CARL=0x5




Figure 9-16 Counter timing diagram, internal clock divided by 1




Figure 9-17 Counter timing diagram, internal clock divided by 1, TIMERx_CARL=0x5




Figure 9-18 Counter timing diagram, internal clock divided by N




Figure 9-19 Counter timing diagram, update event with ARSE=1(counter underflow)





Figure 9-20 Counter timing diagram, Update event with ARSE=1 (counter overflow)




Counter Repetition

Counter Repetition is used to generator update event or updates the timer registers only after a given number (N+1) of cycles of the counter, where N is CREP in TIMERx_CREP register. The repetition counter is decremented at each counter overflow in up-counting mode, at each counter underflow in down-counting mode or at each counter overflow and at each counter underflow in center-aligned mode.

Setting the UPG bit in the TIMERx_EVG register will reload the content of CREP in TIMERx_CREP register and generator an update event.

For odd values of CREP in center-aligned mode, the update event occurs either on the overflow or on the under depending on when the CREP register was written and when the counter was started. The update event generated at overflow when the CREP was written before starting the counter, and generated at underflow when the CREP was written after starting the counter.

Figure 9-21 Update rate examples depending on mode and TIMERx_CREP




Clock selection

The following describes the Timer Module clock controller which determines the clock source of the internal prescaler counter.

- Internal timer clock PCLK

The default internal clock source is the APB2 clock CK_APB2 used to drive the counter prescaler when the slave mode is disabled. If the slave mode controller is enabled by setting SMC field in the TIMERx_SMC register to an available value including 0x1, 0x2, 0x3 and 0x7, the prescaler is clocked by other clock sources selected by the TRGS field in the TIMERx_SMC register and described as follows. When the slave mode selection bits SMC are set to 0x4, 0x5 or 0x6, the internal clock PCLK is the counter prescaler driving clock source.

Figure 9-22 Control circuit in normal mode, internal clock divided by 1



■ Quadrature decoder

To select Quadrature Decoder mode the SMC field should be set to 0x1, 0x2 or 0x3 in the `TIMERx_SMC` register. The Quadrature Decoder function uses two input states of the `TIMERx_CH1` and `TIMERx_CH2` pins to generate the clock pulse to drive the counter prescaler. The counting direction bit `DIR` is modified by hardware automatically at each transition on the input source signal. The input source signal can be derived from the `TIMERx_CH1` pin only, the `TIMERx_CH2` pin only or both `TIMERx_CH1` and `TIMERx_CH2` pins.

■ Internal trigger inputs (ITI)

The counter prescaler can count during each rising or falling edge of the ITI signal. This mode can be selected by setting the SMC field to 0x6 in the `TIMERx_SMC` register; here the counter will act as an event counter. The input event, known as ITI here, can be selected by setting the `TRGS` field. When the ITI signal is selected as the clock source, the internal edge detection circuitry will generate a clock pulse during each ITI signal rising or falling edge to drive the counter prescaler.

■ External input pin (Tlx)

The counter prescaler can be driven to count during each rising or falling edge on the external pin `TIMERx_Tlx`. This mode can be selected by setting SMC field to 0x7 and the `TRGS` field to 0x4, 0x5 or 0x6. Note that the Tlx is derived from the `TIMERx_Tlx` sampled by a digital filter.

■ External trigger input (ETIF)

The counter prescaler can be driven to count during each rising or falling edge on the external pin `TIMER1_ETI`. This mode can be selected by setting the `ECM2E` bit in the `TIMER1_SMC` register to 1. The other way to select the ETIF signal as the clock source is to

set the SMC field to 0x6 and the TRGS field to 0x7 respectively. Note that the ETIF signal is derived from the TIMER1_ETI pin sampled by a digital filter. When the clock source is selected to come from the ETIF signal, the Trigger Controller including the edge detection circuitry will generate a clock pulse during each ETIF signal rising edge to clock the counter prescaler.


Capture/compare channels

The TIMER1/8 has four independent channels which can be used as capture inputs or compare match outputs. Each channel is built around a channel capture compare register including an input stage, a channel controller and an output stage.

Input capture stage

The input stage consists of a digital filter, a channel polarity selection, edge detection and a channel prescaler. The channel1 input signal (TI1) can be chosen to come from the TIMERx_CH1 signal or the Exclusive-OR function of the TIMERx_CH1, TIMERx_CH2 and TIMERx_CH3 signals. The channel input signal (TIx) is sampled by a digital filter to generate a filtered input signal TIxF. Then the channel polarity and the edge detection block can generate a TIxFPx signal for the input capture function. The effective input event number can be set by the channel input prescaler register (CHxICP).

Figure 9-23 Capture/compare channel (example: channel 1 input stage)



Channel controller


The TIMERx has four independent channels which can be used as capture inputs or compare match outputs.

When used in the input capture mode, the counter value is captured into the TIMERx_CHCCx shadow register first and then transferred into the TIMERx_CHCCx preload register when the capture event occurs.

When used in the compare match output mode, the contents of the TIMERx_CHCCx preload register is copied into the associated shadow register; the counter value is then compared

with the register value.

Figure 9-24 Capture/compare channel 1 main circuit



■ Output stage

The TIMER1/ TIMER8 has four channels for compare match, single pulse or PWM output function.

Figure 9-25 Output stage of capture/compare channel (channel 1 to 3)




Figure 9-26 Output stage of capture/compare channel (channel 4)





Figure 9-27 Output compare mode, toggle on OC1



When the channel is used as a capture input, the counter value is captured into the Channel Capture/Compare Register (TIMERx_CHCCx) when an effective input signal transition occurs. Once the capture event occurs, the CHxIF flag in the TIMERx_STR register is set. If the CHxIF bit is already set, i.e., the flag has not yet been cleared by software, and another capture event on this channel occurs, the corresponding channel Over-Capture flag, named CHxOF, will be set. Once the capture event occurs, a DMA request is generated depending on the CHxDE bit and an interrupt is generated depending on the CHxIE bit

The input capture mode can be also used for pulse width measurement from signals on the TIMERx_CHx pins (Tlx).

Channel Output Reference Signal

When the TIMERx is used in the compare match output mode, the OCxREF signal (Channel x Output Reference signal) is defined by setting the CHxOM bits. The OCxREF signal has several types of output function, these include, keeping the original level by setting the CHxOM field to 0x00, set to 1 by setting the CHxOM field to 0x01, set to 0 by setting the CHxOM field to 0x02 or signal toggle by setting the CHxOM field to 0x03 when the counter value matches the content of the TIMERx_CHCCx register.

The PWM mode 1 and PWM mode 2 outputs are also another kind of OCxREF output which is setup by setting the CHxOM field to 0x06/0x07. In these modes, the OCxREF signal level is changed according to the counting direction and the relationship between the counter value and the TIMEx_CHCCx content. With regard to a more detailed description refer to the relative bit definition.

Another special function of the OCxREF signal is a forced output which can be achieved by setting the CHxOM field to 0x04/0x05. Here the output can be forced to an inactive/active level irrespective of the comparison condition between the counter and the TIMEx_CHCCx values.

The OCxREF signal can be forced to 0 when the ETIF signal is derived from the external TIMEx_ETI pin and when it is set to a high level by setting the CHxOCE bit to 1 in the TIMEx_CHCTLR1 register. The OCxREF signal will not return to its active level until the next update event occurs.

Outputs Complementary and Dead-time

The TIMER1/8 can output two complementary signals. The complementary signals OCx and OCxN are activated by a combination of several control bits: the CHxE and CHxNE bits in the TIMEx_CHE register and the POE, ROS, IOS, ISOx and ISOxN bits in the TIMEx_BKDT and TIMEx_CTLR2 registers. The outputs polarity is determined by CHxP and CHxNP bits in the TIMEx_CHE register.

If CHxE, CHxNE and POE bits are 1, dead-time should insertion. The rising edge of OCx output is delayed relative to the rising edge of OCxREF and the rising edge of OCxN output is delayed relative to the falling edge of OCxREF. The delay value is an 8-bit dead-time counter determined by DT field in TIMEx_BKDT register. If the delay value is greater than the width of the active output (OCx or OCxN) then the corresponding pulse is not generated.

Figure 9-28 Complementary output with dead-time insertion.




Figure 9-29 Dead-time waveforms with delay greater than the negative pulse





Figure 9-30 Dead-time waveforms with delay greater than the positive pulse




Break function

In this function, the output OCx and OCxN are controlled by the POE, IOS and ROS bits in the TIMERx_BKDT register, ISOx and ISOxN bits in the TIMERx_CTLR2 register and cannot be set both to active level when break occurs. The break sources are input break pin or HSE stack event by Clock Monitor (CKM) in RCC. The break function enabled by setting the BRKE bit in the TIMERx_BKDT register. The break input polarity is setting by the BRKP bit in TIMERx_BKDT.

When a break occurs, the POE bit is cleared asynchronously, the output OCx and OCxN are driven with the level programmed in the ISOx bit in the TIMERx_CTLR2 register as soon as POE is 0. If IOS is 0 then the timer releases the enable output else the enable output remains high. The complementary outputs are first put in reset state, and then the dead-time generator is reactivated in order to drive the outputs with the level programmed in the ISOx and ISOxN bits after a dead-time.

When a break occurs, the BKIF bit in the TIMERx_STR register is set. If BKIE is 1, an interrupt generated. If BKDE is 1, a DMA request sent.

Figure 9-31 Output behavior in response to a break (The break input is acting on high level)




Single Pulse Mode

Once the timer is set to operate in the single pulse mode, it is not necessary to set the timer enable bit CEN in the TIMEx_CTLR1 register to 1 to enable the counter. The trigger to generate a pulse can be sourced from the trigger signals edge or by setting the CEN bit to 1 using software. Setting the CEN bit to 1 or a trigger from the trigger signals edge can generate a pulse and then keep the CEN bit at a high state until the update event occurs or the CEN bit is written to 0 by software. If the CEN bit is cleared to 0 using software, the counter will be stopped and its value held. If the CEN bit is automatically cleared to 0 by a hardware update event, the counter will be reinitialized.

In the Single Pulse mode, the trigger active edge which sets the CEN bit to 1 will enable the counter. However, there exist several clock delays to perform the comparison result between the counter value and the `TIMERx_CHCCx` value. In order to reduce the delay to a minimum value, the user can set the `CHxOEF` bit in each `TIMERx_CHCTLR1` register. After a trigger rising occurs in the single pulse mode, the `OCxREF` signal will immediately be forced to the state which the `OCxREF` signal will change to, as the compare match event occurs without taking the comparison result into account. The `CHxOEF` bit is available only when the output channel is configured to operate in the PWM1 or PWM2 output mode and the trigger source is derived from the trigger signal.

Figure 9-32 Single pulse mode



Quadrature Decoder

The Quadrature Decoder function uses two quadrature inputs `TI1` and `TI2` derived from the `TIMERx_CH1` and `TIMERx_CH2` pins respectively to interact to generate the counter value. The `DIR` bit is modified by hardware automatically during each input source transition. The input source can be either `TI1` only, `TI2` only or both `TI1` and `TI2`, the selection made by setting the `SMC` field to `0x01`, `0x02` or `0x03`. The mechanism for changing the counter direction is shown in the following table. The Quadrature decoder can be regarded as an external clock with a directional selection. This means that the counter counts continuously in the interval between 0 and the counter-reload value. Therefore, users must configure the `TIMERx_CARL` register before the counter starts to count.

Table 9-1 Counting direction versus encoder signals

Counting mode	Level	T11FP1		T12FP2	
		Rising	Falling	Rising	Falling
T11 only counting	T12FP=High	Down	Up	-	-
	T12FP=Low	Up	Down	-	-
T12 only counting	T11FP=High	-	-	Up	Down
	T11FP=Low	-	-	Down	Up
T11 and T12 counting	T12FP=High	Down	Up	X	X
	T12FP=Low	Up	Down	X	X
	T11FP=High	X	X	Up	Down
	T11FP=Low	X	X	Down	Up

Note: "-" means "no counting"; "X" means impossible.

Figure 9-33 Example of counter operation in encoder interface mode





Figure 9-34 Example of encoder interface mode with T11FP1 polarity inverted




Slave Controller

The TIMER1/8 can be synchronized with an external trigger in several modes including the Restart mode, the Pause mode and the Trigger mode which is selected by the SMC field in the TIMEx_SMC register. The trigger input of these modes can be selected by the TRGS field in the TIMEx_SMC register, below to TI1 signal as an example. The operation modes in the Slave Controller are described in the accompanying sections.

■ Restart mode

The counter and its prescaler can be reinitialized in response to a rising edge of the TI1 signal. When a TI1 rising edge occurs, the update event software generation bit named UPG will automatically be asserted by hardware and the trigger event flag will also be set. Then the counter and prescaler will be reinitialized. Although the UPG bit is set to 1 by hardware, the update event does not really occur. It depends upon whether the update event disable control bit UPDIS is set to 1 or not. If UPDIS is set to 1 to disable the update event to occur, there will no update event will be generated, however the counter and prescaler are still reinitialized when the TI1 rising edge occurs. If the UPDIS bit in the TIMEx_CTLR1 register is cleared to enable the update event to occur, an update event will be generated together with the TI1 rising edge, then all the preloaded registers will be updated.


Figure 9-35 Control circuit in restart mode



■ Pause mode

In the Pause Mode, the selected TI1 input signal level is used to control the counter start/stop operation. The counter starts to count when the selected TI1 signal is at a high level and stops counting when the TI1 signal is changed to a low level, here the counter will maintain its present value and will not be reset.


Figure 9-36 Control circuit in pause mode



■ Trigger mode

After the counter is disabled to count, the counter can resume counting when a TI1 rising edge signal occurs. When a TI1 rising edge occurs, the counter will start to count from the current value in the counter. Note that the TI1 signal is only used to enable the counter to resume counting and has no effect on controlling the counter to stop counting.

Figure 9-37 Control circuit in trigger mode




Timer Interconnection

The timers can be internally connected together for timer chaining or synchronization. This can be implemented by configuring one timer to operate in the Master mode while configuring another timer to be in the Slave mode. The following figures present several examples of trigger selection for the master and slave modes.

Figure below shows the timer1 trigger selection when it is configured in slave mode.

Figure 9-38 Timer1 Master/Slave mode timer example



Other interconnection examples:

■ Timer 2 as prescaler for timer 1

We configure Timer2 as a prescaler for Timer 1. Refer to Figure 9-38 for connections. Do as follow:

1. Configure Timer2 in master mode and select its Update Event (UPE) as trigger output (MMC=010 in the TIMER2_CTLR2 register). Then timer2 drives a periodic signal on each counter overflow.
2. Configure the Timer 2 period (TIMER2_CARL registers).
3. Select the Timer 1 input trigger source from Timer 2 (TRGS=001 in the TIMER1_SMC register).
4. Configure Timer 1 in external clock mode 1 (SMC=111 in TIMER1_SMC register).
5. Start Timer 1 by writing '1 in the CEN bit (TIMER1_CTLR1 register).
6. Start Timer 2 by writing '1 in the CEN bit (TIMER2_CTLR1 register).

■ Start timer 1 with timer 2's Enable/Update signal


First, we enable Timer 1 with the enable out of Timer 2. Refer to Figure 9-38, Timer 1 starts counting from its current value on the divided internal clock after trigger by timer 2 enable output.

When Timer 1 receives the trigger signal its CEN bit is automatically set and the counter

counts until we disable timer 1. Both counter clock frequencies are divided by 3 by the prescaler compared to PCLK ($f_{CNT_CLK} = f_{PCLK}/3$). Do as follow:

1. Configure Timer 2 master mode to send its enable signal as trigger output (MMC=001 in the TIMER2_CTLR2 register)
2. Configure Timer 1 to select the input trigger from Timer 2 (TRGS=001 in the TIMER1_SMC register).
3. Configure Timer 1 in trigger mode (SMC=110 in TIMER1_SMC register).
4. Start Timer 2 by writing 1 in the CEN bit (TIMER2_CTLR1 register).


Figure 9-39 Triggering timer 1 with Enable of timer 2



In this example, we also can use update Event as trigger source instead of enable signal. Refer to Figure 9-38. Do as follow:

1. Configure Timer 2 in master mode and send its Update Event (UPE) as trigger output (MMC=010 in the TIMER2_CTLR2 register).
2. Configure the Timer 2 period (TIMER2_CARL registers).
3. Configure Timer 1 to get the input trigger from Timer 2 (TRGS=001 in the TIMER1_SMC register).
4. Configure Timer 1 in trigger mode (SMC=110 in TIMER1_SMC register).
5. Start Timer 2 by writing '1 in the CEN bit (TIMER2_CTLR1 register).

Figure 9-40 Triggering timer 1 with update of timer 2




■ Enable timer 1 count with timer 2's enable/OC1 Ref. signal

In this example, we control the enable of Timer 1 with the enable output of Timer2 .Refer to Figure 9-38. Timer 1 counts on the divided internal clock only when Timer 2 is enable. Both counter clock frequencies are divided by 3 by the prescaler compared to PCLK ($f_{CNT_CLK} = f_{PCLK}/3$). Do as follow:

1. Configure Timer 2 in master mode and Output enable signal as trigger output (MMC=001 in the TIMER2_CTLR2 register).
2. Configure Timer 1 to get the input trigger from Timer 2 (TRGS=001 in the TIMER1_SMC register).
3. Configure Timer 1 in pause mode (SMC=101 in TIMER1_SMC register).
4. Enable Timer 1 by writing '1 in the CEN bit (TIMER1_CTLR1 register)
5. Start Timer 2 by writing '1 in the CEN bit (TIMER2_CTLR1 register).
6. Stop Timer 2 by writing '0 in the CEN bit (TIMER2_CTLR1 register).


Figure 9-41 Gating timer 1 with enable of timer 2



In this example, we also can use OCx_Ref as trigger source instead of enable signal output. Do as follow:

1. Configure Timer 2 in master mode and Output Compare 1 Reference (OC1REF) signal as trigger output (MMS=100 in the TIMER2_CTLR2 register).
2. Configure the Timer 2 OC1REF waveform (TIMER2_CHCTLR1 register).
3. Configure Timer 1 to get the input trigger from Timer 2 (TRGS=001 in the TIMER1_SMC register).
4. Configure Timer 1 in pause mode (SMC=101 in TIMER1_SMC register).
5. Enable Timer 1 by writing '1 in the CEN bit (TIMER1_CTLR1 register).
6. Start Timer 2 by writing '1 in the CEN bit (TIMER2_CTLR1 register).

Figure 9-42 Gating timer 1 with OC1REF of timer 2




■ Using an external trigger to start 2 timers synchronously

We configure the start of Timer 1 is triggered by the enable of Timer 2, and timer 2 is triggered by its TI1 input rises edge, Refer to Figure 9-38. To ensure two timers start synchronously, timer 2 must be configured in Master/Slave mode. Do as follow:

1. Configure Timer 2 slave mode to get the input trigger from TI1 (TRGS=100 in the TIMER2_SMC register).
2. Configure Timer 2 in trigger mode (SMC=110 in the TIMER2_SMC register).
3. Configure the Timer 2 in Master/Slave mode by writing MSM=1 (TIMER2_SMC register).
4. Configure Timer 1 to get the input trigger from Timer 2 (TRGS=001 in the TIMER1_SMC register).
5. Configure Timer 1 in trigger mode (SMC=110 in the TIMER2_SMC register).

When a rising edge occurs on Timer 2's TI1, two timer counters starts counting synchronously on the internal clock and both TIF flags are set.

Figure 9-43 Triggering timer 1 and timer2 with timer2's T11 input



Timer debug mode

When the Cortex™-M3 halted, and the DBG_TIMERx_STOP configuration bit in MCUDBG module set to 1, the TIMERx counter stops.

9.1.4. TIMER1/8 registers

TIMER1/8 control register 1 (TIMERx_CTLR1)

Address offset: 0x00

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						CDIV[1:0]	ARSE	CAM[1:0]	DIR	SPM	UPS	UPDIS	CEN		
						rw	rw	rw	rw	rw	rw	rw	rw		

Bits	Fields	Descriptions
15:10	Reserved	Must be kept at reset value
9:8	CDIV[1:0]	Clock division The CDIV bits can be configured by software to specify division ratio between the timer clock (PCLK) frequency and the dead-time and sampling clock (DTS), which is used by the dead-time generators and the digital filters.

		00: $f_{DTS}=f_{PCLK}$
		01: $f_{DTS}=f_{PCLK}/2$
		10: $f_{DTS}=f_{PCLK}/4$
		11: Reserved
7	ARSE	Auto-reload shadow enable 0: The shadow register for TIMERx_CARL register is disabled 1: The shadow register for TIMERx_CARL register is enabled
6:5	CAM[1:0]	Center-aligned mode selection 00: No center-aligned mode (edge-aligned mode). The direction of the counter is specified by the DIR bit. 01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting down. 10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting both up and down. After the counter is enabled, can not be switched from edge-aligned mode to center-aligned mode.
4	DIR	Direction 0: Count up 1: Count down This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.
3	SPM	Single pulse mode. 0: Counter continues after update event. 1: The CEN is cleared by hardware and the counter stops at next update event.
2	UPS	Update source This bit is used to select the update event sources by software. 0: When enabled, any of the following events generate an update interrupt or DMA request: <ul style="list-style-type: none"> - The UPG bit is set - The counter generates an overflow or underflow event - The slave mode controller generates an update event. 1: When enabled, only counter overflow/underflow generates an update interrupt or DMA request.
1	UPDIS	Update disable. This bit is used to enable or disable the update event generation.

0: update event enable. The update event is generate and the buffered registers are loaded with their preloaded values when one of the following events occurs:

- The UPG bit is set
- The counter generates an overflow or underflow event
- The slave mode controller generates an update event.

1: update event disable. The buffered registers keep their value, while the counter and the prescaler are reinitialized if the UPG bit is set or if the slave mode controller generates a hardware reset event.

0 CEN

Counter enable

0: counter disable

1: counter enable

The CEN bit must be set by software when time1 works in external clock, pause mode and encoder mode. While in trigger mode, the hardware can set the CEN bit automatically.

TIMER1/8 control register 2 (TIMERx_CTLR2)

Address offset: 0x04

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	ISO4	ISO3N	ISO3	ISO2N	ISO2	ISO1N	ISO1	TI1S	MMC[2:0]		DMAS	CCUC	Reserved	CCSE	
	rw	rw	rw	rw	rw	rw	rw	rw		rw		rw	rw		Rw

Bits	Fields	Descriptions
15	Reserved	Must be kept at reset value
14	ISO4	Idle state of channel 4 output Refer to ISO1 bit
13	ISO3N	Idle state of channel 3 complementary output Refer to ISO1N bit
12	ISO3	Idle state of channel 3 output Refer to ISO1 bit
11	ISO2N	Idle state of channel 2 complementary output Refer to ISO1N bit
10	ISO2	Idle state of channel 2 output Refer to ISO1 bit
9	ISO1N	Idle state of channel 1 complementary output 0: When POE bit is reset, OC1N is set low. 1: When POE bit is reset, OC1N is set high This bit can be modified only when LK [1:0] bits in TIMERx_BKDT register is 00.

8	ISO1	<p>Idle state of channel 1 output</p> <p>0: When POE bit is reset, OC1 is set low.</p> <p>1: When POE bit is reset, OC1 is set high</p> <p>The OC1 output changes after a dead-time if OC1N is implemented. This bit can be modified only when LK [1:0] bits in TIMERx_BKDT register is 00.</p>
7	TI1S	<p>Channel 1 trigger input TI1 selection</p> <p>0: The TIMERx_CH1 pin input is selected as channel 1 trigger input.</p> <p>1: The result of combinational XOR of TIMERx_CH1, CH2 and CH3 pins is selected as channel 1 trigger input.</p>
6:4	MMC[2:0]	<p>Master mode control</p> <p>These bits control the selection of TRGO signal, which is sent in master mode to slave timers for synchronization function.</p> <p>000: Reset. When the UPG bit in the TIMERx_EVG register is set or a reset is generated by the slave mode controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed compared to the actual reset.</p> <p>001: Enable. This mode is useful to start several timers at the same time or to control a window in which a slave timer is enabled. In this mode the master mode controller selects the counter enable signal TIMERx_EN as TRGO. The counter enable signal is set when CEN control bit is set or the trigger input in pause mode is high. There is a delay between the trigger input in pause mode and the TRGO output, except if the master-slave mode is selected.</p> <p>010: Update. In this mode the master mode controller selects the update event as TRGO.</p> <p>011: Capture/ compare pulse. In this mode the master mode controller generates a TRGO pulse when a capture or a compare match occurred.</p> <p>100: Compare. In this mode the master mode controller selects the OC1REF signal is used as TRGO</p> <p>101: Compare. In this mode the master mode controller selects the OC2REF signal is used as TRGO</p> <p>110: Compare. In this mode the master mode controller selects the OC3REF signal is used as TRGO</p> <p>111: Compare. In this mode the master mode controller selects the OC4REF signal is used as TRGO</p>
3	DMAS	<p>DMA request source selection</p> <p>0: DMA request of channel x is sent when channel x event occurs.</p> <p>1: DMA request of channel x is sent when update event occurs.</p>
2	CCUC	<p>Capture/compare control shadow register update control</p> <p>When the Capture/compare control shadow registers (for CHxE, CHxNE and CHxOM bits) are enabled (CCSE=1), this bit control when these shadow registers update.</p> <p>0: The shadow registers update by when CCUG bit is set.</p> <p>1: The shadow registers update by when CCUG bit is set or an rising edge of TRGI occurs.</p>

Note: When a channel does not have a complementary output, this bit has no effect.

1	Reserved	Must be kept at reset value.
0	CCSE	Capture/compare control shadow register enable 0: The shadow registers for CHxE, CHxNE and CHxOM bits are disabled. 1: The shadow registers for CHxE, CHxNE and CHxOM bits are enabled. After these bits have been written, they are updated only when CCUG bit is set. Note: When a channel does not have a complementary output, this bit has no effect.

TIMER1/8 slave mode control register (TIMERx_SMC)

Address offset: 0x08

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETPL	ECM2E	ETPSC[1:0]	ETFC[3:0]			MSM	TRGS[2:0]		Reserved			SMC[2:0]			
rw	rw	rw	rw			rw	rw					rw			

Bits	Fields	Descriptions
15	ETPL	External trigger polarity This bit specifies the polarity of ETI signal 0: ETI is active at high level or rising edge. 1: ETI is active at low level or falling edge.
14	ECM2E	External clock mode 2 enable In external clock mode 2, the counter is clocked by any active edge on the ETIF signal. 0: External clock mode 2 disabled. 1: External clock mode 2 enabled. Setting the ECM2E bit has the same effect as selecting external clock mode 1 with TRGI connected to ETIF (SMC=111 and TRGS =111). It is possible to simultaneously use external clock mode 2 with the reset mode, pause mode or trigger mode. But the TRGS bits must not be 111 in this case. The external clock input will be ETIF if external clock mode 1 and external clock mode 2 are enabled at the same time.
13:12	ETPSC[1:0]	External trigger prescaler The frequency of external trigger signal ETIP must not be at higher than 1/4 of TIMERx CLK frequency. When the external trigger signal is a fast clocks, the prescaler can be enabled to reduce ETIP frequency.. 00: Prescaler disable 01: ETIP frequency will be divided by 2 10: ETIP frequency will be divided by 4 11: ETIP frequency will be divided by 8
11:8	ETFC[3:0]	External trigger filter control An event counter is used in the digital filter, in which a transition on the output occurs

after N input events. This bit-field specifies the frequency used to sample ETIP signal and the length of the digital filter applied to ETIP.

0000: Filter disable. $f_{SAMP} = f_{DTS}$, $N=1$.

0001: $f_{SAMP} = f_{PCLK}$, $N=2$.

0010: $f_{SAMP} = f_{PCLK}$, $N=4$.

0011: $f_{SAMP} = f_{PCLK}$, $N=8$.

0100: $f_{SAMP} = f_{DTS}/2$, $N=6$.

0101: $f_{SAMP} = f_{DTS}/2$, $N=8$.

0110: $f_{SAMP} = f_{DTS}/4$, $N=6$.

0111: $f_{SAMP} = f_{DTS}/4$, $N=8$.

1000: $f_{SAMP} = f_{DTS}/8$, $N=6$.

1001: $f_{SAMP} = f_{DTS}/8$, $N=8$.

1010: $f_{SAMP} = f_{DTS}/16$, $N=5$.

1011: $f_{SAMP} = f_{DTS}/16$, $N=6$.

1100: $f_{SAMP} = f_{DTS}/16$, $N=8$.

1101: $f_{SAMP} = f_{DTS}/32$, $N=5$.

1110: $f_{SAMP} = f_{DTS}/32$, $N=6$.

1111: $f_{SAMP} = f_{DTS}/32$, $N=8$.

7	MSM	<p>Master-slave mode</p> <p>The effect of an event on the trigger input is delayed in this mode to allow a perfect synchronization between the current timer and its slaves through TRGO. If we want to synchronize several timers on a single external event, this mode can be used.</p> <p>0: Master-slave mode disable 1: Master-slave mode enable</p>
6:4	TRGS[2:0]	<p>Trigger selection</p> <p>This bit-field specifies which signal is selected as the trigger input, which is used to synchronize the counter.</p> <p>000: Internal trigger input 0 (ITR0) 001: Internal trigger input 1 (ITR1) 010: Internal trigger input 2 (ITR2) 011: Internal trigger input 3 (ITR3) 100: TI1 edge flag (TI1F_ED) 101: Filtered channel 1 input (TI1FP1) 110: Filtered channel 2 Input (TI2FP2) 111: External trigger input (ETIF)</p> <p>These bits must not be changed when slave mode is enabled.</p>
3	Reserved	Must be kept at reset value.
2:0	SMC[2:0]	<p>Slave mode control</p> <p>000: Disable mode. The prescaler is clocked directly by the internal clock when CEN bit is set high. 001: Quadrature decoder mode 1. The counter counts on TI2FP2 edge, while the direction depends on TI1FP1 level.</p>

010: Quadrature decoder mode 2. The counter counts on T11FP1 edge, while the direction depends on TI2FP2 level.

011: Quadrature decoder mode 3. The counter counts on both T11FP1 and TI2FP2 edge, while the direction depends on each other.

100: Restart Mode. The counter is reinitialized and the shadow registers are updated on the rising edge of the selected trigger input.

101: Pause Mode. The trigger input enables the counter clock when it is high and disables the counter when it is low.

110: Trigger Mode. A rising edge of the trigger input enables the counter. The counter cannot be disabled by the slave mode controller.

111: External Clock Mode 1. The counter counts on the rising edges of the selected trigger.

Because T11F_ED outputs 1 pulse for each transition on T11F, and the pause mode checks the level of the trigger signal, when T11F_ED is selected as the trigger input, the pause mode must not be used.

TIMER1/8 DMA and interrupt enable register (TIMERx_DIE)

Address offset: 0x0C

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	TRGDE	CCUDE	CH4DE	CH3DE	CH2DE	CH1DE	UPDE	BKIE	TRGIE	CCUIE	CH4IE	CH3IE	CH2IE	CH1IE	UPIE
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
15	Reserved	Must be kept at reset value.
14	TRGDE	Trigger DMA request enable 0: Trigger DMA request disabled 1: Trigger DMA request enabled
13	CCUDE	Channel control update DMA request enable 0: Channel control update DMA request disabled 1: Channel control update DMA request enabled
12	CH4DE	Channel 4 DMA request enable 0: Channel 4 DMA request disabled 1: Channel 4 DMA request enabled
11	CH3DE	Channel 3 DMA request enable 0: Channel 3 DMA request disabled 1: Channel 3 DMA request enabled
10	CH2DE	Channel 2 DMA request enable 0: Channel 2 DMA request disabled

		1: Channel 2 DMA request enabled
9	CH1DE	Channel 1 DMA request enable 0: Channel 1 DMA request disabled 1: Channel 1 DMA request enabled
8	UPDE	Update DMA request enable 0: Update DMA request disabled 1: Update DMA request enabled
7	BKIE	Break interrupt enable 0: Break interrupt disabled 1: Break interrupt enabled
6	TRGIE	Trigger interrupt enable 0: Trigger interrupt disabled 1: Trigger interrupt enabled
5	CCUIE	Channel control update interrupt enable 0: Channel control update interrupt disabled 1: Channel control update interrupt enabled
4	CH4IE	Channel 4 interrupt enable 0: Channel 4 interrupt disabled 1: Channel 4 interrupt enabled
3	CH3IE	Channel 3 interrupt enable 0: Channel 3 interrupt disabled 1: Channel 3 interrupt enabled
2	CH2IE	Channel 2 interrupt enable 0: Channel 2 interrupt disabled 1: Channel 2 interrupt enabled
1	CH1IE	Channel 1 interrupt enable 0: Channel 1 interrupt disabled 1: Channel 1 interrupt enabled
0	UPIE	Update interrupt enable 0: Update interrupt disabled 1: Update interrupt enabled

TIMER1/8 status register (TIMERx_STR)

Address offset: 0x10

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	CH4OF	CH3OF	CH2OF	CH1OF	Reserved.	BKIF	TRGIF	CCUIF	CH4IF	CH3IF	CH2IF	CH1IF	UPIF		

Bits	Fields	Descriptions
15:13	Reserved	Must be kept at reset value.
12	CH4OF	Channel 4 overcapture flag Refer to CH1OF description
11	CH3OF	Channel 3 overcapture flag Refer to CH1OF description
10	CH2OF	Channel 2 overcapture flag Refer to CH1OF description
9	CH1OF	Channel 1 overcapture flag When channel 1 is configured in input mode, this flag is set by hardware when a capture event occurs while CH1IF flag has already been set. This flag is cleared by software. 0: No overcapture interrupt occurred 1: Overcapture interrupt occurred
8	Reserved	Must be kept at reset value.
7	BKIF	Break interrupt flag This flag is set by hardware when the break input goes active, and cleared by software if the break input is not active. 0: No active level break has been detected. 1: An active level has been detected.
6	TRGIF	Trigger interrupt flag This flag is set by hardware on trigger event and cleared by software. When the slave mode controller is enabled in all modes but pause mode, an active edge on TRGI input generates a trigger event. When the slave mode controller is enabled in pause mode both edges on TRGI input generates a trigger event. 0: No trigger event occurred. 1: Trigger interrupt occurred.
5	CCUIF	Channel control update interrupt flag This flag is set by hardware when channel control update event occurs, and cleared by software 0: No channel control update interrupt occurred 1: Channel control update interrupt occurred
4	CH4IF	Channel 4 interrupt enable Refer to CH1IF description
3	CH3IF	Channel 3 interrupt enable Refer to CH1IF description

2	CH2IF	Channel 2 interrupt enable Refer to CH1IF description
1	CH1IF	Channel 1 interrupt flag This flag is set by hardware and cleared by software. When channel 1 is in input mode, this flag is set when a capture event occurs. When channel 1 is in output mode, this flag is set when a compare event occurs. 0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred
0	UPIF	Update interrupt flag This bit is set by hardware on an update event and cleared by software. 0: No update interrupt occurred 1: Update interrupt occurred

TIMER1/8 event generation register (TIMERx_EVG)

Address offset: 0x14

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								BKG	TRGG	CCUG	CH4G	CH3G	CH2G	CH1G	UPG
								W	W	W	W	W	W	W	W

Bits	Fields	Descriptions
15:8	Reserved	Must be kept at reset value.
7	BKG	Break event generation This bit is set by software and cleared by hardware automatically. When this bit is set, the POE bit is cleared and BKIF flag is set, related interrupt or DMA transfer can occur if enabled. 0: No generate a break event 1: Generate a break event
6	TRGG	Trigger event generation This bit is set by software and cleared by hardware automatically. When this bit is set, the TRGIF flag in TIMERx_STR register is set, related interrupt or DMA transfer can occur if enabled. 0: No generate a trigger event 1: Generate a trigger event
5	CCUG	Channel control update event generation This bit is set by software and cleared by hardware automatically. When this bit is set the channel control registers (CHxE, CHxNE and CHxOM bits) of the channels having a complementary output are updated. 0: no generate channel control update event

		1: generate channel control update event
4	CH4G	Channel 4 capture or compare event generation Refer to CH1G description
3	CH3G	Channel 3 capture or compare event generation Refer to CH1G description
2	CH2G	Channel 2 capture or compare event generation e Refer to CH1G description
1	CH1G	Channel 1 capture or compare event generation This bit is set by software in order to generate a capture or compare event in channel 1, it is automatically cleared by hardware. When this bit is set, the CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. In addition, if channel 1 is configured in input mode, the current value of the counter is captured in TIMER1_CHCC1 register, and the CH1OF flag is set if the CH1IF flag was already high. 0: No generate a channel 1 capture or compare event 1: Generate a channel 1 capture or compare event
0	UPG	This bit can be set by software, and cleared by hardware automatically. When this bit is set, the counter is cleared if the center-aligned or upcounting mode is selected, else (downcounting) it takes the auto-reload value. The prescaler counter is cleared at the same time. 0: No generate an update event 1: Generate an update event

TIMER1/8 channel control register 1 (TIMERx_CHCTLR1)

Address offset: 0x18

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH2 OCE	CH2OM[2:0]			CH2 OSE	CH2 OFE	CH2M[1:0]		CH1 OCE	CH1OM[2:0]		CH1OSE	CH1 OFE	CH1M[1:0]		
CH2ICF[3:0]				CH2ICP[1:0]			CH1ICF[3:0]				CH1ICP[1:0]				
rw				rw			rw				rw				

Output compare mode:

Bits	Fields	Descriptions
15	CH2OCE	Channel 2 output compare clear enable. Refer to CH1OCE description.
14:12	CH2OM[2:0]	Channel 2 output compare mode Refer to CH1OM description.
11	CH2OSE	Channel 2 output compare shadow enable

		Refer to CH1OSE description.
10	CH2OFE	Channel 2 output compare fast enable Refer to CH1OFE description.
9:8	CH2M[1:0]	Channel 2 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH2E bit in TIMERx_CHE register is reset). 00: channel 2 is configured as output 01: channel 2 is configured as input, IC2 is mapped on TI2 10: channel 2 is configured as input, IC2 is mapped on TI1 11: channel 2 is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.
7	CH1OCE	Channel 1 output compare clear enable. When this bit is set, the OC1Ref signal is cleared when High level is detected on ETIF input. 0: Channel 1 output compare clear disable 1: Channel 1 output compare clear enable
6:4	CH1OM[2:0]	Channel 1 output compare mode This bit-field specifies the behavior of the output reference signal OC1REF which drives OC1 and OC1N. OC1REF is active high, while OC1 and OC1N active level depends on CH1P and CH1NP bits. 000: Frozen. The OC1REF signal keep stable, independent of the comparison between the output compare register TIMERx_CHCC1 and the counter. 001: Set high on match. OC1REF signal is forced high when the counter matches the output compare register TIMERx_CHCC1. 010: Set low on match. OC1REF signal is forced low when the counter matches the c output compare register TIMERx_CHCC1. 011: Toggle on match. OC1REF toggles when the counter matches the c output compare register TIMERx_CHCC1. 100: Force low. OC1REF is forced low level. 101: Force high. OC1REF is forced high level. 110: PWM mode 1. When counting up, OC1REF is high as long as the counter is smaller than TIMERx_CHCC1 else low. When counting down, OC1REF is low as long as the counter is larger than TIMERx_CHCC1 else high. 111: PWM mode 2. When counting up, OC1REF is low as long as the counter is smaller than TIMERx_CHCC1 else high. When counting down, OC1REF is high as long as the counter is larger than TIMERx_CHCC1 else low. When configured in PWM mode, the OCREF level changes only when the output compare mode switches from “frozen” mode to “PWM” mode or when the result of the comparison changes. This bit cannot be modified when LK [1:0] bit-filed in TIMERx_BKDT register is 11 and

		CH1M bit-filed is 00.
3	CH1OSE	<p>Channel 1 output compare shadow enable</p> <p>When this bit is set, the shadow register of TIMERx_CHCC1 register, which updates at each update event will be enabled.</p> <p>0: Channel 1 output compare shadow disable 1: Channel 1 output compare shadow enable</p> <p>The PWM mode can be used without validating the shadow register only in one pulse mode (OPM bit set in TIMERx_CTLR1 register is set).</p> <p>This bit cannot be modified when LK [1:0] bit-filed in TIMERx_BKDT register is 11 and CH1M bit-filed is 00.</p>
2	CH1OFE	<p>Channel 1 output compare fast enable</p> <p>When this bit is set, the effect of an event on the trigger in input on the CC output will be accelerated if the channel is configured in PWM1 or PWM2 mode. The output channel will treat an active edge on the trigger input as a compare match, and OC is set to the compare level independently from the result of the comparison.</p> <p>0: Channel 1 output compare fast disable. The minimum delay from an edge on the trigger input to activate CC1 output is 5 clock cycles. 1: Channel 1 output compare fast enable. The minimum delay from an edge on the trigger input to activate CC1 output is 3 clock cycles.</p>
1:0	CH1M[1:0]	<p>Channel 1 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH1E bit in TIMERx_CHE register is reset).</p> <p>00: channel 1 is configured as output 01: channel 1 is configured as input, IC1 is mapped on T11 10: channel 1 is configured as input, IC1 is mapped on T12 11: channel 1 is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.</p>

Input capture mode

Bits	Fields	Descriptions
15:12	CH2ICF[3:0]	Channel 2 input capture filter control Refer to CH1ICF description
11:10	CH2ICP[1:0]	Channel 2 input capture prescaler Refer to CH1ICP description
9:8	CH2M[1:0]	<p>Channel 2 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH2E bit in TIMERx_CHE register is reset).</p> <p>00: channel 2 is configured as output 01: channel 2 is configured as input, IC2 is mapped on T12</p>

		10: channel 2 is configured as input, IC2 is mapped on T11
		11: channel 2 is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.
7:4	CH1ICF[3:0]	<p>Channel 1 input capture filter control</p> <p>An event counter is used in the digital filter, in which a transition on the output occurs after N input events. This bit-field specifies the frequency used to sample T11 input signal and the length of the digital filter applied to T11.</p> <p>0000: Filter disable, $f_{SAMP} = f_{DTS}$, $N=1$</p> <p>0001: $f_{SAMP} = f_{PCLK}$, $N=2$</p> <p>0010: $f_{SAMP} = f_{PCLK}$, $N=4$</p> <p>0011: $f_{SAMP} = f_{PCLK}$, $N=8$</p> <p>0100: $f_{SAMP} = f_{DTS}/2$, $N=6$</p> <p>0101: $f_{SAMP} = f_{DTS}/2$, $N=8$</p> <p>0110: $f_{SAMP} = f_{DTS}/4$, $N=6$</p> <p>0111: $f_{SAMP} = f_{DTS}/4$, $N=8$</p> <p>1000: $f_{SAMP} = f_{DTS}/8$, $N=6$</p> <p>1001: $f_{SAMP} = f_{DTS}/8$, $N=8$</p> <p>1010: $f_{SAMP} = f_{DTS}/16$, $N=5$</p> <p>1011: $f_{SAMP} = f_{DTS}/16$, $N=6$</p> <p>1100: $f_{SAMP} = f_{DTS}/16$, $N=8$</p> <p>1101: $f_{SAMP} = f_{DTS}/32$, $N=5$</p> <p>1110: $f_{SAMP} = f_{DTS}/32$, $N=6$</p> <p>1111: $f_{SAMP} = f_{DTS}/32$, $N=8$</p>
3:2	CH1ICP[1:0]	<p>Channel 1 input capture prescaler</p> <p>This bit-field specifies the ratio of the prescaler on channel 1 input. The prescaler is reset when CH1E bit in TIMERx_CHE register is reset.</p> <p>00: prescaler disable, capture is done on each channel input edge</p> <p>01: capture is done every 2 channel input edges</p> <p>10: capture is done every 4 channel input edges</p> <p>11: capture is done every 8 channel input edges</p>
1:0	CH1M[1:0]	<p>Channel 1 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH1E bit in TIMERx_CHE register is reset).</p> <p>00: channel 1 is configured as output</p> <p>01: channel 1 is configured as input, IC1 is mapped on T11</p> <p>10: channel 1 is configured as input, IC1 is mapped on T12</p> <p>11: channel 1 is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.</p>

TIMER1/8 channel control register 2 (TIMERx_CHCTLR2)

Address offset: 0x1C

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH4 OCE	CH4OM[2:0]			CH4 OSE	CH4 OFE	CH4M[1:0]		CH3 OCE	CH3OM[2:0]			CH3 OSE	CH3 OFE	CH3M[1:0]	
CH4ICF[3:0]				CH4ICP[1:0]					CH3ICF[3:0]			CH3ICP[1:0]			
rw				rw		rw			rw			rw		Rw	

Output compare mode

Bits	Fields	Descriptions
15	CH4OCE	Channel 4 output compare clear enable. Refer to CH1OCE description.
14:12	CH4OM[2:0]	Channel 4 output compare mode Refer to CH1OM description.
11	CH4OSE	Channel 4 output compare shadow enable Refer to CH1OSE description.
10	CH4OFE	Channel 4 output compare fast enable Refer to CH1OFE description.
9:8	CH4M[1:0]	Channel 4 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH4E bit in TIMERx_CHE register is reset). 00: channel 4 is configured as output 01: channel 4 is configured as input, IC4 is mapped on T14 10: channel 4 is configured as input, IC4 is mapped on T13 11: channel 4 is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.
7	CH3OCE	Channel 3 output compare clear enable. Refer to CH1OCE description.
6:4	CH3OM[2:0]	Channel 3 output compare mode Refer to CH1OM description.
3	CH3OSE	Channel 3 output compare shadow enable Refer to CH1OSE description.
2	CH3OFE	Channel 3 output compare fast enable Refer to CH1OFE description.
1:0	CH3M[1:0]	Channel 1 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH3E bit in TIMERx_CHE register is reset).

00: channel 3 is configured as output
 01: channel 3 is configured as input, IC3 is mapped on TI3
 10: channel 3 is configured as input, IC3 is mapped on TI4
 11: channel 3 is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.

Input capture mode

Bits	Fields	Descriptions
15:12	CH4ICF[3:0]	Channel 4 input capture filter control Refer to CH1ICF description
11:10	CH4ICP[1:0]	Channel 4 input capture prescaler Refer to CH1ICP description
9:8	CH4M[1:0]	Channel 4 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH4E bit in TIMERx_CHE register is reset). 00: channel 4 is configured as output 01: channel 4 is configured as input, IC4 is mapped on TI4 10: channel 4 is configured as input, IC4 is mapped on TI3 11: channel 4 is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.
7:4	CH3ICF[3:0]	Channel 3 input capture filter control Refer to CH1ICF description
3:2	CH3ICP[1:0]	Channel 3 input capture prescaler Refer to CH1ICP description
1:0	CH3M[1:0]	Channel 3 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH3E bit in TIMERx_CHE register is reset). 00: channel 3 is configured as output 01: channel 3 is configured as input, IC3 is mapped on TI3 10: channel 3 is configured as input, IC3 is mapped on TI4 11: channel 3 is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.

TIMER1/8 channel enable register (TIMERx_CHE)

Address offset: 0x20

Reset value: 0x0000

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved	CH4P	CH4E	CH3NP	CH3NE	CH3P	CH3E	CH2NP	CH2NE	CH2P	CH2E	CH1NP	CH1NE	CH1P	CH1E
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


Bits	Fields	Descriptions
15:14	Reserved	Must be kept at reset value.
13	CH4P	Channel 4 polarity Refer to CH1P description.
12	CH4E	Channel 4 enable Refer to CH1E description.
11	CH3NP	Channel 3 complementary output polarity Refer to CH1NP description.
10	CH3NE	Channel 3 complementary output enable Refer to CH1NE description.
9	CH3P	Channel 3 polarity Refer to CH1P description.
8	CH3E	Channel 3 enable Refer to CH1E description.
7	CH2NP	Channel 2 complementary output polarity Refer to CH1NP description.
6	CH2NE	Channel 2 complementary output enable Refer to CH1NE description.
5	CH2P	Channel 2 polarity Refer to CH1P description.
4	CH2E	Channel 2 enable Refer to CH1E description.
3	CH1NP	Channel 1 complementary output polarity When channel 1 is configured in output mode, this bit specifies the complementary output signal polarity. 0: Channel 1 active high. 1: Channel 1 active low. This bit cannot be modified when LK [1:0] bit-field in TIMERx_BKDT register is 11 or 10.
2	CH1NE	Channel 1 complementary output enable When channel 1 is configured in output mode, setting this bit enables the complementary output in channel1. 0: Channel 1 complementary output disabled. 1: Channel 1 complementary output enabled.

1	CH1P	<p>Channel 1 polarity</p> <p>When channel 1 is configured in output mode, this bit specifies the output signal polarity.</p> <p>0: Channel 1 active high. 1: Channel 1 active low.</p> <p>When channel 1 is configured in input mode, this bit specifies the IC1 signal polarity.</p> <p>0: Channel 1 non-inverted 1: Channel 1 inverted</p> <p>This bit cannot be modified when LK [1:0] bit-field in TIMERx_BKDT register is 11 or 10.</p>
0	CH1E	<p>Channel 1 enable</p> <p>When channel 1 is configured in input mode, setting this bit enables OC1 signal in active state. When channel 1 is configured in output mode, setting this bit enables the capture event in channel1.</p> <p>0: Channel 1 disabled. 1: Channel 1 enabled.</p>

TIMER1/8 counter register (TIMERx_CNT)

Address offset: 0x24

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CNT[15:0]	This bit-field indicates the current counter value. Writing to this bit-field can change the value of the counter.

TIMER1/8 prescaler register (TIMERx_PSC)

Address offset: 0x28

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	PSC[15:0]	Prescaler value of the counter clock The PSC clock is divided by (PSC+1) to generate the counter clock. The value of this

bit-filed will be loaded to the corresponding shadow register at every update event.

TIMER1/8 counter auto reload register (TIMERx_CARL)

Address offset: 0x2C

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CARL[15:0]	Counter auto reload value This bit-filed specifies the auto reload value of the counter.

TIMER1/8 counter repetition register (TIMERx_CREP)

Address offset: 0x30

Reset value: 0x0000




Bits	Fields	Descriptions
15:8	Reserved	Must be kept at reset value.
7:0	CREP[7:0]	Counter repetition value This bit-filed specifies the update event generation rate. Each time the repetition counter counting down to zero, an update event is generated. The update rate of the shadow registers is also affected by this bit-filed when these shadow registers are enabled.

TIMER1/8 channel 1 capture compare register (TIMERx_CHCC1)

Address offset: 0x34

Reset value: 0x0000



Bits	Fields	Descriptions
15:0	CHCC1[15:0]	Capture or compare value of channel1

When channel1 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only.

When channel1 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.

TIMER1/8 channel 2 capture compare register (TIMERx_CHCC2)

Address offset: 0x38

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CHCC2[15:0]	<p>Capture or compare value of channel2</p> <p>When channel 2 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only.</p> <p>When channel 2 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.</p>

TIMER1/8 channel 3 capture compare register (TIMERx_CHCC3)

Address offset: 0x3C

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CHCC3[15:0]	<p>Capture or compare value of channel 3</p> <p>When channel 3 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only.</p> <p>When channel 3 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.</p>

TIMER1/8 channel 4 capture compare register (TIMERx_CHCC4)

Address offset: 0x40

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CHCC4[15:0]	Capture or compare value of channel 4 When channel 4 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only. When channel 4 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.

TIMER1/8 break and dead-time register (TIMERx_BKDT)

Address offset: 0x44

Reset value: 0x0000



Bits	Fields	Descriptions
15	POE	Primary output enable This bit s set by software or automatically by hardware depending on the OAE bit. It is cleared asynchronously by hardware as soon as the break input is active. When a channel is configured in output mode, setting this bit enables the channel outputs (OC and OCN) if the corresponding enable bits (CHxE, CHxNE in TIMERx_CHE register) have been set. 0: Channel outputs are disabled or forced to idle state. 1: Channel outputs are enabled.
14	OAE	Output automatic enable This bit specifies whether the POE bit can be set automatically by hardware. 0: POE can be not set by hardware. 1: POE can be set by hardware automatically at the next update event, if the break input is not active. This bit can be modified only when LK [1:0] bit-filed in TIMERx_BKDT register is 00.
13	BRKP	Break polarity This bit specifies the polarity of the BRK input signal. 0: BRK input active low

		1; BRK input active high
12	BRKE	<p>Break enable</p> <p>This bit can be set to enable the BRK and CCS clock failure event inputs.</p> <p>0: Break inputs disabled</p> <p>1; Break inputs enabled</p> <p>This bit can be modified only when LK [1:0] bit-field in TIMERx_BKDT register is 00.</p>
11	ROS	<p>Run mode off-state configure</p> <p>When POE bit is set, this bit specifies the output state for the channels which has a complementary output and has been configured in output mode.</p> <p>0: When POE bit is set, the channel output signals (OC/OCN) are disabled.</p> <p>1: When POE bit is set, the channel output signals (OC/OCN) are enabled, with relationship to CHxE/CHxNE bits in TIMERx_CHE register.</p> <p>This bit cannot be modified when LK [1:0] bit-field in TIMERx_BKDT register is 10 or 11.</p>
10	IOS	<p>Idle mode off-state configure</p> <p>When POE bit is reset, this bit specifies the output state for the channels which has been configured in output mode.</p> <p>0: When POE bit is reset, the channel output signals (OC/OCN) are disabled.</p> <p>1: When POE bit is reset, the channel output signals (OC/OCN) are enabled, with relationship to CHxE/CHxNE bits in TIMERx_CHE register.</p> <p>This bit cannot be modified when LK [1:0] bit-field in TIMERx_BKDT register is 10 or 11.</p>
9:8	LK[1:0]	<p>Lock control</p> <p>This bit-field specifies the write protection property of registers.</p> <p>00: LOCK disable. No write protection.</p> <p>01: LOCK mode 1. The ISOx/ISOxN bits in TIMERx_CTLR2 register and the BRKE/BRKP/OAE/DT bits in TIMERx_BKDT register are writing protected.</p> <p>10: LOCK mode 2. In addition of the registers in LOCK mode 1, the CHxP/CHxNP bits in TIMERx_CHE register (if related channel is configured in output mode) and the ROS/IOS bits in TIMERx_BKDT register are writing protected.</p> <p>11: LOCK mode 3. In addition of the registers in LOCK mode 2, the CHxOM/CHxOSE bits in TIMERx_CHCTRLx registers (if the related channel is configured in output) are writing protected.</p> <p>This bit-field can be written only once after the reset. Once the TIMERx_BKDT register has been written, this bit-field will be writing protected.</p>
7:0	DT[7:0]	<p>Dead time value</p> <p>This bit-field specifies the duration of the dead-time, which is inserted before the output transitions. The relationship between DT value and the duration of dead-time is as follow:</p> <p>DT [7:5] =0xx: duration = DT [7:0] x t_{DT}, t_{DT}=t_{DTs}.</p> <p>DT [7:5] =20X: duration = (64+DT [5:0]) x t_{DT}, t_{DT}=t_{DTs}*2.</p>

DT [7:5] =110: duration = (32+DT [4:0]) x t_{DT} , $t_{DT}=t_{DTS}*8$.


DT [7:5] =111: duration = (32+DT [4:0]) x t_{DT} , $t_{DT}=t_{DTS}*16$.

This bit can be modified only when LK [1:0] bit-filed in TIMERx_BKDT register is 00.

TIMER1/8 DMA control register (TIMERx_DCTLR)

Address offset: 0x48

Reset value: 0x0000




Bits	Fields	Descriptions
15:14	Reserved	Must be kept at reset value.
12:8	DBLTH[4:0]	DMA access burst length When register access are done through the TIMERx_DTRSF address, this 5-bit bit-field specifies the number of transfers.
7:5	Reserved	Must be kept at reset value.
4:0	DBAR[4:0]	DMA access base address When register access are done through the TIMERx_DTRSF address, this bit-field specifies the offset of the starting address from the TIMERx_CTLR1 register.

TIMER1/8 DMA transfer register (TIMERx_DTRSF)

Address offset: 0x4C

Reset value: 0x0000



Bits	Fields	Descriptions
15:0	DTRSF[15:0]	DMA transfer When a read or write operation is assigned to this register, the register located at the address range (DBAR + burst counter) x 4 from TIMERx_CTLR1 will be accessed. The burst counter is calculated by hardware, and ranges from 0 to DBLTH.

9.2. General timers (TIMER2/3/4/5)

9.2.1. Introduction

The general timers (TIMER2/3/4/5) consist of one 16-bit up/down-counter; four capture/compare registers (TIMERx_CHCC), one counter auto reload register (TIMERx_CARL) and several control registers. They can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as single pulse generation or PWM output. The TIMERx supports an Encoder Interface using a decoder with two inputs.


9.2.2. Main features

- 16-bit down, up, down/up auto-reload counter.
- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536.
- Up to 4 independent channels support functions including input capture, compare match output, generation of PWM waveform (edge and center-aligned Mode), and single pulse mode output.
- Interrupt/DMA generation by update, trigger event, input capture event, output compare match event
- Synchronization circuit to control TIMERx with external signals or to interconnect several timers together.
- Encoder interface controller with two inputs using quadrature decoder
- TIMERx Master/Slave mode controller

9.2.3. Function description

Figure below provides details on the internal configuration of the general timer.

Figure 9-44 General timer block diagram(TIMER2/3/4/5)



Prescaler counter

The prescaler can divide the timer clock (PCLK) to the counter clock (CNT_CLK) by any factor between 1 and 65536. It is controlled through prescaler register (TIMERx_PSC) which can be changed on the fly but be taken into account at the next update event.

Figure 9-45 Counter timing diagram with prescaler division change from 1 to 2





Figure 9-46 Counter timing diagram with prescaler division change from 1 to 4



Upcounting mode

In this mode the counter counts continuously from 0 to the counter-reload value, which is defined in the `TIMERx_CARL` register, in a count-up direction. Once the counter reaches the counter reload value, the counter restarts to count once again from 0. The update event is generated at each counter overflow. The counting direction bit `DIR` in the `TIMERx_CTLR1` register should be set to 0 for the upcounting mode.

When the update event is set by the `UPG` bit in the `TIMERx_EVG` register, the counter value will be initialized to 0 and generates an update event.

If set the `UPDIS` bit in `TIMERx_CTLR1` register, the update event is disabled.

When an update event occurs, all the registers (autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when `TIMERx_CARL=0x63`.

Figure 9-47 Counter timing diagram, internal clock divided by 1




Figure 9-48 Counter timing diagram, internal clock divided by 2




Figure 9-49 Counter timing diagram, internal clock divided by 4




Figure 9-50 Counter timing diagram, internal clock divided by N




Figure 9-51 Counter timing diagram, update event when ARSE=0





Figure 9-52 Counter timing diagram, update event when ARSE=1



Downcounting mode

In this mode the counter counts continuously from the counter reload value, which is defined in the `TIMERx_CARL` register, to 0 in a count-down direction. Once the counter reaches 0, the counter restarts to count once again from the counter-reload value. If the repetition counter is set, the update event generated after the number of underflow. Else the update event is generated at each counter underflow. The counting direction bit `DIR` in the `TIMERx_CTLR1` register should be set to 1 for the down counting mode.

When the update event is set by the `UPG` bit in the `TIMERx_EVG` register, the counter value will be initialized to the counter-reload value and generates an update event.

If set the `UPDIS` bit in `TIMERx_CTLR1` register, the update event is disabled.

When an update event occurs, all the registers (repeat counter, reload register, prescaler register) are updated.

Figure 9-53 Counter timing diagram, internal clock divided by 1




Figure 9-54 Counter timing diagram, internal clock divided by 2




Figure 9-55 Counter timing diagram, internal clock divided by 4




Figure 9-56 Counter timing diagram, internal clock divided by N





Figure 9-57 Counter timing diagram, update event



Center-aligned counting mode

In the center-aligned counting mode, the counter counts up from 0 to the counter-reload value and then counts down to 0 alternatively. The Timer module generates an overflow event when the counter counts to the counter-reload value subtract 1 in the up-counting mode and generates an underflow event when the counter counts to 1 in the down-counting mode. The counting direction bit DIR in the TIMERx_CTLR1 register is read-only and indicates the counting direction when in the center-aligned mode. The counting direction is

updated by hardware automatically.

Setting the UPG bit in the TIMEx_EVG register will initialize the counter value to 0 irrespective of whether the counter is counting up or down in the center-align counting mode and generates an update event.

The UPIF bit in the TIMEx_EVG register can be set to 1 when an underflow event at count-down (CAM in TIMEx_CTLR1 is “01”), an overflow event at count-up (CAM in TIMEx_CTLR1 is “10”) or both of them occur (CAM in TIMEx_CTLR1 is “11”).

If set the UPDIS bit in the TIMEx_CTLR1 register, the update event is disabled.

When an update event occurs, all the registers (autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when TIMEx_CARL=0x5.

Figure 9-58 Counter timing diagram, internal clock divided by 1, TIMEx_CARL = 0x5




Figure 9-59 Counter timing diagram, internal clock divided by 2




Figure 9-60 Counter timing diagram, internal clock divided by 4, TIMERx_CARL=0x63




Figure 9-61 Counter timing diagram, internal clock divided by N




Figure 9-62 Counter timing diagram, update event with ARSE=1(counter underflow)





Figure 9-63 Counter timing diagram, Update event with ARSE=1 (counter overflow)




Clock selection

The following describes the Timer Module clock controller which determines the clock source of the internal prescaler counter.

- Internal timer clock PCLK

The default internal clock source is the APB2 clock CK_APB2 used to drive the counter prescaler when the slave mode is disabled. If the slave mode controller is enabled by setting SMC field in the TIMEx_SMC register to an available value including 0x1, 0x2, 0x3 and 0x7, the prescaler is clocked by other clock sources selected by the TRGS field in the TIMEx_SMC register and described as follows. When the slave mode selection bits SMC are set to 0x4, 0x5 or 0x6, the internal clock PCLK is the counter prescaler driving clock source.

Figure 9-64 Control circuit in normal mode, internal clock divided by 1



- Quadrature decoder

To select Quadrature Decoder mode the SMC field should be set to 0x1, 0x2 or 0x3 in the `TIMERx_SMC` register. The Quadrature Decoder function uses two input states of the `TIMERx_CH1` and `TIMERx_CH2` pins to generate the clock pulse to drive the counter prescaler. The counting direction bit `DIR` is modified by hardware automatically at each transition on the input source signal. The input source signal can be derived from the `TIMERx_CH1` pin only, the `TIMERx_CH2` pin only or both `TIMERx_CH1` and `TIMERx_CH2` pins.

- Internal trigger inputs (ITI)

The counter prescaler can count during each rising or falling edge of the ITI signal. This mode can be selected by setting the SMC field to 0x6 in the `TIMERx_SMC` Register; here the counter will act as an event counter. The input event, known as ITI here, can be selected by setting the TRGS field. When the ITI signal is selected as the clock source, the internal edge detection circuitry will generate a clock pulse during each ITI signal rising or falling edge to drive the counter prescaler.

- External input pin (Tlx)

The counter prescaler can be driven to count during each rising or falling edge on the external pin `TIMERx_Tlx`. This mode can be selected by setting SMC field to 0x7 and the TRGS field to 0x4, 0x5 or 0x6. Note that the Tlx is derived from the `TIMERx_Tlx` sampled by a digital filter.

- External trigger input (ETIF)

The counter prescaler can be driven to count during each rising or falling edge on the external pin `TIMERx_ETI`. This mode can be selected by setting the ECM2E bit in the `TIMERx_SMC` register to 1. The other way to select the ETIF signal as the clock source is to

set the SMC field to 0x6 and the TRGS field to 0x7 respectively. Note that the ETIF signal is derived from the TIMERx_ETI pin sampled by a digital filter. When the clock source is selected to come from the ETIF signal, the Trigger Controller including the edge detection circuitry will generate a clock pulse during each ETIF signal rising edge to clock the counter prescaler.


Capture/compare channels

The TIMERx has four independent channels which can be used as capture inputs or compare match outputs. Each channel is built around a channel capture compare register including an input stage, channel controller and an output stage.

Input capture stage

The input stage consists of a digital filter, a channel polarity selection, edge detection and a channel prescaler. The channel 1 input signal (TI1) can be chosen to come from the TIMERx_CH1 signal or the Exclusive-OR function of the TIMERx_CH1, TIMERx_CH2 and TIMERx_CH3 signals. The channel input signal (TIx) is sampled by a digital filter to generate a filtered input signal TIxF. Then the channel polarity and the edge detection block can generate a TIxFPx signal for the input capture function. The effective input event number can be set by the channel input prescaler register (CHx_ICP).

Figure 9-65 Capture/compare channel (example: channel 1 input stage)



Channel controller


The GPTIMER has four independent channels which can be used as capture inputs or compare match outputs.

When used in the input capture mode, the counter value is captured into the TIMERx_CHCCx shadow register first and then transferred into the TIMERx_CHCCx preload register when the capture event occurs.

When used in the compare match output mode, the contents of the TIMERx_CHCCx preload register is copied into the associated shadow register; the counter value is then compared

with the register value.

Figure 9-66 Capture/compare channel 1 main circuit



■ Output stage

The TIMEx has four channels for compare match, single pulse or PWM output function.

Figure 9-67 Output stage of capture/compare channel (channel 1)





Figure 9-68 Output compare mode, toggle on OC1



When the channel is used as a capture input, the counter value is captured into the Channel Capture/Compare Register (TIMERx_CHCCx) when an effective input signal transition occurs. Once the capture event occurs, the CHxIF flag in the TIMERx_STR register is set. If the CHxIF bit is already set, i.e., the flag has not yet been cleared by software, and another capture event on this channel occurs, the corresponding channel Over-Capture flag, named CHxOF, will be set. Once the capture event occurs, a DMA request is generated depending on the CHxDE bit and an interrupt is generated depending on the CHxIE bit

The input capture mode can be also used for pulse width measurement from signals on the TIMERx_CHx pins (TIx).

Channel Output Reference Signal

When the TIMERx is used in the compare match output mode, the OCxREF signal (Channel x Output Reference signal) is defined by setting the CHxOM bits. The OCxREF signal has several types of output function. These include, keeping the original level by setting the CHxOM field to 0x00, set to 1 by setting the CHxOM field to 0x01, set to 0 by setting the CHxOM field to 0x02 or signal toggle by setting the CHxOM field to 0x03 when the counter value matches the content of the TIMERx_CHCCx register.

The PWM mode 1 and PWM mode 2 outputs are also another kind of OCxREF output which is setup by setting the CHxOM field to 0x06/0x07. In these modes, the OCxREF signal level is changed according to the counting direction and the relationship between the counter value and the TIMERx_CHCCx content. With regard to a more detailed description refer to the relative bit definition.

Another special function of the OCxREF signal is a forced output which can be achieved by setting the CHxOM field to 0x04/0x05. Here the output can be forced to an inactive/active level irrespective of the comparison condition between the counter and the TIMERx_CHCCx values.


The OCxREF signal can be forced to 0 when the ETIF signal is derived from the external TIMEx_ETI pin and when it is set to a high level by setting the CHxOCE bit to 1 in the TIMEx_CHCTLR1 register. The OCxREF signal will not return to its active level until the next update event occurs.

Single pulse mode

Once the timer is set to operate in the single pulse mode, it is not necessary to set the timer enable bit CEN in the TIMEx_CTLR1 register to 1 to enable the counter. The trigger to generate a pulse can be sourced from the trigger signals edge or by setting the CEN bit to 1 using software. Setting the CEN bit to 1 or a trigger from the trigger signals edge can generate a pulse and then keep the CEN bit at a high state until the update event occurs or the CEN bit is written to 0 by software. If the CEN bit is cleared to 0 using software, the counter will be stopped and its value held. If the CEN bit is automatically cleared to 0 by a hardware update event, the counter will be reinitialized.

In the Single Pulse mode, the trigger active edge which sets the CEN bit to 1 will enable the counter. However, there exist several clock delays to perform the comparison result between the counter value and the TIMEx_CHCCx value. In order to reduce the delay to a minimum value, the user can set the CHxOEF bit in each TIMEx_CHCTLR1 register. After a trigger rising edge occurs in the single pulse mode, the OCxREF signal will immediately be forced to the state which the OCxREF signal will change to, as the compare match event occurs without taking the comparison result into account. The CHxOEF bit is available only when the output channel is configured to operate in the PWM1 or PWM2 output mode and the trigger source is derived from the trigger signal.

Figure 9-69 Single pulse mode



Quadrature Decoder

The Quadrature Decoder function uses two quadrature inputs TI1 and TI2 derived from the TIMEx_CH1 and TIMEx_CH2 pins respectively to interact to generate the counter value. The DIR bit is modified by hardware automatically during each input source transition. The input source can be either TI1 only, TI2 only or both TI1 and TI2, the selection made by setting the SMC field to 0x01, 0x02 or 0x03. The mechanism for changing the counter direction is shown in the following table. The Quadrature decoder can be regarded as an external clock with a directional selection. This means that the counter counts continuously in the interval between 0 and the counter-reload value. Therefore, users must configure the TIMEx_CARL register before the counter starts to count.

Table 9-2 Counting direction versus encoder signals

Counting mode	Level	TI1FP1		TI2FP2	
		Rising	Falling	Rising	Falling
TI1 only counting	TI2FP=High	Down	Up	-	-
	TI2FP=Low	Up	Down	-	-
TI2 only counting	TI1FP=High	-	-	Up	Down
	TI1FP=Low	-	-	Down	Up
TI1 and TI2 counting	TI2FP=High	Down	Up	X	X
	TI2FP=Low	Up	Down	X	X
	TI1FP=High	X	X	Up	Down
	TI1FP=Low	X	X	Down	Up

Note: "-" means "no counting"; "X" means impossible.

Figure 9-70 Example of counter operation in encoder interface mode





Figure 9-71 Example of encoder interface mode with TI1FP1 polarity inverted




Slave Controller

The TIMERx can be synchronized with an external trigger in several modes including the Restart mode, the Pause mode and the Trigger mode which is selected by the SMC field in the TIMERx_SMC register. The trigger input of these modes can be selected by the TRGS field in the TIMERx_SMC register, below to TI1 signal as an example. The operation modes in the Slave Controller are described in the accompanying sections.

- Restart mode

The counter and its prescaler can be reinitialized in response to a rising edge of the TI1 signal. When a TI1 rising edge occurs, the update event software generation bit named UPG will automatically be asserted by hardware and the trigger event flag will also be set. Then the counter and prescaler will be reinitialized. Although the UPG bit is set to 1 by hardware, the update event does not really occur. It depends upon whether the update event disable control bit UPDIS is set to 1 or not. If UPDIS is set to 1 to disable the update event to occur, there will no update event will be generated, however the counter and prescaler are still reinitialized when the TI1 rising edge occurs. If the UPDIS bit in the TIMERx_CTLR1 register is cleared to enable the update event to occur, an update event will be generated together with the TI1 rising edge, then all the preloaded registers will be updated.


Figure 9-72 Control circuit in restart mode



■ Pause mode

In the Pause Mode, the selected T11 input signal level is used to control the counter start/stop operation. The counter starts to count when the selected T11 signal is at a high level and stops counting when the T11 signal is changed to a low level, here the counter will maintain its present value and will not be reset.


Figure 9-73 Control circuit in pause mode



■ Trigger mode

After the counter is disabled to count, the counter can resume counting when a T11 rising edge signal occurs. When a T11 rising edge occurs, the counter will start to count from the current value in the counter. Note that the T11 signal is only used to enable the counter to resume counting and has no effect on controlling the counter to stop counting.

Figure 9-74 Control circuit in trigger mode




Timer Interconnection

The timers can be internally connected together for timer chaining or synchronization. This can be implemented by configuring one timer to operate in the Master mode while configuring another timer to be in the Slave mode. The following figures present several examples of trigger selection for the master and slave modes.

Figure below shows the timer x trigger selection when it is configured in slave mode.

Figure 9-75 Master/Slave mode timer example



Timer debug mode

When the Cortex™-M3 halted, and the DBG_TIMERx_STOP configuration bit in MCUIDBG module set to 1, the TIMERx counter stops.

9.2.4. TIMER2/3/4/5 registers

TIMER2/3/4/5 control register 1 (TIMERx_CTLR1)

Address offset: 0x00

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						CDIV[1:0]	ARSE	CAM[1:0]	DIR	SPM	UPS	UPDIS	CEN		
						rw	rw	rw	rw	rw	rw	rw	rw		

Bits	Fields	Descriptions
15:10	Reserved	Must be kept at reset value
9:8	CDIV[1:0]	<p>Clock division</p> <p>The CDIV bits can be configured by software to specify division ratio between the timer clock (PCLK) and the sampling clock (DTS), which is used by the digital filters.</p> <p>00: $f_{DTS} = f_{PCLK}$</p> <p>01: $f_{DTS} = f_{PCLK} / 2$</p>

		10: $f_{DTS} = f_{PCLK} / 4$
		11: Reserved
7	ARSE	<p>Auto-reload shadow enable</p> <p>0: The shadow register for TIMERx_CARL register is disabled</p> <p>1: The shadow register for TIMERx_CARL register is enabled</p>
6:5	CAM[1:0]	<p>Center-aligned mode selection</p> <p>00: No center-aligned mode (edge-aligned mode). The direction of the counter is specified by the DIR bit.</p> <p>01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting down.</p> <p>10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting up.</p> <p>11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting both up and down.</p> <p>After the counter is enabled, can not be switched from edge-aligned mode to center-aligned mode.</p>
4	DIR	<p>Direction</p> <p>0: Count up</p> <p>1: Count down</p> <p>This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.</p>
3	SPM	<p>Single pulse mode.</p> <p>0: Counter continues after update event.</p> <p>1: The CEN is cleared by hardware and the counter stops at update event.</p>
2	UPS	<p>Update source</p> <p>This bit is used to select the update event sources.</p> <p>0: When enabled, any of the following events generate an update interrupt or DMA request:</p> <ul style="list-style-type: none"> - The UPG bit is set - The counter generates an overflow or underflow event - The slave mode controller generates an update event. <p>1: When enabled, only counter overflow/underflow generates an update interrupt or DMA request.</p>
1	UPDIS	<p>Update disable.</p> <p>This bit is used to enable or disable the update event generation.</p> <p>0: update event enable. The update event is generate and the buffered registers are loaded with their preloaded values when one of the following events occurs:</p>

- The UPG bit is set
- The counter generates an overflow or underflow event
- The slave mode controller generates an update event.

1: update event disable. The buffered registers keep their value, while the counter and the prescaler are reinitialized if the UPG bit is set or if the slave mode controller generates a hardware reset event.

0 CEN

Counter enable

0: counter disable


1: counter enable

The CEN bit must be set by software when timer works in external clock, pause mode and encoder mode. While in trigger mode, the hardware can set the CEN bit automatically.

TIMER2/3/4/5 control register 2 (TIMERx_CTLR2)

Address offset: 0x04

Reset value: 0x0000



Bits	Fields	Descriptions
15:8	Reserved	Must be kept at reset value
7	TI1S	<p>Channel 1 trigger input selection</p> <p>0: The TIMERx_CH1 pin input is selected as channel 1 trigger input.</p> <p>1: The result of combinational XOR of TIMERx_CH1, CH2 and CH3 pins is selected as channel 1 trigger input.</p>
6:4	MMC[2:0]	<p>Master mode control</p> <p>These bits control the selection of TRGO signal, which is sent in master mode to slave timers for synchronization function.</p> <p>000: Reset. When the UPG bit in the TIMERx_EVG register is set or a reset is generated by the slave mode controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed compared to the actual reset.</p> <p>001: Enable. This mode is useful to start several timers at the same time or to control a window in which a slave timer is enabled. In this mode the master mode controller selects the counter enable signal TIMERx_EN as TRGO. The counter enable signal is set when CEN control bit is set or the trigger input in pause mode is high. There is a delay between the trigger input in pause mode and the TRGO output, except if the master-slave mode is selected.</p> <p>010: Update. In this mode the master mode controller selects the update event as TRGO.</p> <p>011: Capture/compare pulse. In this mode the master mode controller generates a</p>

TRGO pulse when a capture or a compare match occurred.

100: Compare. In this mode the master mode controller selects the OC1REF signal is used as TRGO

101: Compare. In this mode the master mode controller selects the OC2REF signal is used as TRGO

110: Compare. In this mode the master mode controller selects the OC3REF signal is used as TRGO

111: Compare. In this mode the master mode controller selects the OC4REF signal is used as TRGO

3	DMAS	DMA request source selection 0: DMA request of channel x is sent when channel x event occurs. 1: DMA request of channel x is sent when update event occurs.
2:1	Reserved	Must be kept at reset value.

TIMER2/3/4/5 slave mode control register (TIMERx_SMC)

Address offset: 0x08

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETPL	ECM2E	ETPSC[1:0]		ETFC[3:0]			MSM	TRGS[2:0]		Reserved		SMC[2:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
15	ETPL	External trigger polarity This bit specifies the polarity of ETI signal 0: ETI is active at high level or rising edge. 1: ETI is active at low level or falling edge.
14	ECM2E	External clock mode 2 enable In external clock mode 2, the counter is clocked by any active edge on the ETIF signal. 0: External clock mode 2 disabled 1: External clock mode 2 enabled. Setting the ECM2E bit has the same effect as selecting external clock mode 1 with TRGI connected to ETIF (SMC=111 and TRGS =111). It is possible to simultaneously use external clock mode 2 with the reset mode, pause mode or trigger mode. But the TRGS bits must not be 111 in this case. The external clock input will be ETIF if external clock mode 1 and external clock mode 2 are enabled at the same time.
13:12	ETPSC[1:0]	External trigger prescaler The frequency of external trigger signal ETIP must not be at higher than 1/4 of TIMERxCLK frequency. When the external trigger signal is a fast clocks, the prescaler can be enabled to reduce ETIP frequency..

		00: Prescaler disable
		01: ETIP frequency will be divided by 2
		10: ETIP frequency will be divided by 4
		11: ETIP frequency will be divided by 8
11:8	ETFC[3:0]	<p>External trigger filter control</p> <p>An event counter is used in the digital filter, in which a transition on the output occurs after N input events. This bit-field specifies the frequency used to sample ETIP signal and the length of the digital filter applied to ETIP.</p> <p>0000: Filter disable. $f_{SAMP} = f_{DTS}$, $N=1$.</p> <p>0001: $f_{SAMP} = f_{PCLK}$, $N=2$.</p> <p>0010: $f_{SAMP} = f_{PCLK}$, $N=4$.</p> <p>0011: $f_{SAMP} = f_{PCLK}$, $N=8$.</p> <p>0100: $f_{SAMP} = f_{DTS}/2$, $N=6$.</p> <p>0101: $f_{SAMP} = f_{DTS}/2$, $N=8$.</p> <p>0110: $f_{SAMP} = f_{DTS}/4$, $N=6$.</p> <p>0111: $f_{SAMP} = f_{DTS}/4$, $N=8$.</p> <p>1000: $f_{SAMP} = f_{DTS}/8$, $N=6$.</p> <p>1001: $f_{SAMP} = f_{DTS}/8$, $N=8$.</p> <p>1010: $f_{SAMP} = f_{DTS}/16$, $N=5$.</p> <p>1011: $f_{SAMP} = f_{DTS}/16$, $N=6$.</p> <p>1100: $f_{SAMP} = f_{DTS}/16$, $N=8$.</p> <p>1101: $f_{SAMP} = f_{DTS}/32$, $N=5$.</p> <p>1110: $f_{SAMP} = f_{DTS}/32$, $N=6$.</p> <p>1111: $f_{SAMP} = f_{DTS}/32$, $N=8$.</p>
7	MSM	<p>Master-slave mode</p> <p>The effect of an event on the trigger input is delayed in this mode to allow a perfect synchronization between the current timer and its slaves through TRGO. If we want to synchronize several timers on a single external event, this mode can be used.</p> <p>0: Master-slave mode disable</p> <p>1: Master-slave mode enable</p>
6:4	TRGS[2:0]	<p>Trigger selection</p> <p>This bit-field specifies which signal is selected as the trigger input, which is used to synchronize the counter.</p> <p>000: Internal trigger input 0 (ITR0)</p> <p>001: Internal trigger input 1 (ITR1)</p> <p>010: Internal trigger input 2 (ITR2)</p> <p>011: Internal trigger input 3 (ITR3)</p> <p>100: TI1 edge flag (TI1F_ED)</p> <p>101: Filtered channel 1 input (TI1FP1)</p> <p>110: Filtered channel 2 Input (TI2FP2)</p> <p>111: External trigger input (ETIF)</p> <p>These bits must not be changed when slave mode is enabled.</p>

3	Reserved	Must be kept at reset value.
2:0	SMC[2:0]	<p>Slave mode control</p> <p>000: Disable mode .The prescaler is clocked directly by the internal clock when CEN bit is set high.</p> <p>001: Quadrature decoder mode 1.The counter counts on TI2FP2 edge, while the direction depends on TI1FP1 level.</p> <p>010: Quadrature decoder mode 2.The counter counts on TI1FP1 edge, while the direction depends on TI2FP2 level.</p> <p>011: Quadrature decoder mode 3.The counter counts on both TI1FP1 and TI2FP2 edge, while the direction depends on each other.</p> <p>100: Restart Mode. The counter is reinitialized and the shadow registers are updated on the rising edge of the selected trigger input.</p> <p>101: Pause Mode. The trigger input enables the counter clock when it is high and disables the counter when it is low.</p> <p>110: Trigger Mode. A rising edge of the trigger input enables the counter. The counter cannot be disabled by the slave mode controller.</p> <p>111: External Clock Mode 1.The counter counts on the rising edges of the selected trigger.</p> <p>Because TI1F_ED outputs 1 pulse for each transition on TI1F, and the pause mode checks the level of the trigger signal, when TI1F_ED is selected as the trigger input, the pause mode must not be used.</p>

TIMER2/3/4/5 DMA and interrupt enable register (TIMERx_DIE)

Address offset: 0x0C

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	TRGDE	Reserved	CH4DE	CH3DE	CH2DE	CH1DE	UPDE	Reserved	TRGIE	Reserved	CH4IE	CH3IE	CH2IE	CH1IE	UPIE
	rw		rw	rw	rw	rw	rw		rw		rw	rw	rw	rw	rw

Bits	Fields	Descriptions
15	Reserved	Must be kept at reset value.
14	TRGDE	Trigger DMA request enable 0: Trigger DMA request disabled 1: Trigger DMA request enabled
13	Reserved	Must be kept at reset value
12	CH4DE	Channel4DMA request enable 0: Channel 4DMA request disabled 1: Channel4 DMA request enabled
11	CH3DE	Channel3DMA request enable 0: Channel 3DMA request disabled

		1: Channel3 DMA request enabled
10	CH2DE	Channel2DMA request enable 0: Channel 2DMA request disabled 1: Channel2 DMA request enabled
9	CH1DE	Channel 1 DMA request enable 0: Channel 1 DMA request disabled 1: Channel1 DMA request enabled
8	UPDE	Update DMA request enable 0: Update DMA request disabled 1: Update DMA request enabled
7	Reserved	Must be kept at reset value
6	TRGIE	Trigger interrupt enable 0: Trigger interrupt disabled 1: Trigger interrupt enabled
5	Reserved	Must be kept at reset value.
4	CH4IE	Channel4 interrupt enable 0: Channel 4 interrupt disabled 1: Channel4 interrupt enabled
3	CH3IE	Channel3 interrupt enable 0: Channel 3 interrupt disabled 1: Channel3 interrupt enabled
2	CH2IE	Channel2 interrupt enable 0: Channel 2 interrupt disabled 1: Channel2 interrupt enabled
1	CH1IE	Channel 1 interrupt enable 0: Channel 1 interrupt disabled 1: Channel1 interrupt enabled
0	UPIE	Update interrupt enable 0: Update interrupt disabled 1: Update interrupt enabled

TIMER2/3/4/5 DMA and interrupt status register (TIMERx_STR)

Address offset: 0x10

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	CH4OF	CH3OF	CH2OF	CH1OF	Reserved.	TRGIF	Reserved.	CH4IF	CH3IF	CH2IF	CH1IF	UPIF			
	rc_w0	rc_w0	rc_w0	rc_w0		rc_w0		rc_w0	rc_w0	rc_w0	rc_w0	rc_w0			

Bits	Fields	Descriptions
15:13	Reserved	Must be kept at reset value.
12	CH4OF	Channel4 overcapture flag Refer to CH1OF description
11	CH3OF	Channel3 overcapture flag Refer to CH1OF description
10	CH2OF	Channel2 overcapture flag Refer to CH1OF description
9	CH1OF	Channel 1 overcapture flag When channel 1 is configured in input mode, this flag is set by hardware when a capture event occurs while CH1IF flag has already been set. This flag is cleared by software. 0: No overcapture interrupt occurred 1: Overcapture interrupt occurred
8:7	Reserved	Must be kept at reset value.
6	TRGIF	Trigger interrupt flag This flag is set by hardware on trigger event and cleared by software. When the slave mode controller is enabled in all modes but pause mode, an active edge on TRGI input generates a trigger event. When the slave mode controller is enabled in pause mode both edges on TRGI input generates a trigger event. 0: No trigger event occurred. 1: Trigger interrupt occurred.
5	Reserved	Must be kept at reset value.
4	CH4IF	Channel4 interrupt enable Refer to CH1IF description
3	CH3IF	Channel3 interrupt enable Refer to CH1IF description
2	CH2IF	Channel2 interrupt enable Refer to CH1IF description
1	CH1IF	Channel 1 interrupt flag This flag is set by hardware and cleared by software. When channel 1 is in input mode, this flag is set when a capture event occurs. When channel 1 is in output mode, this flag is set when a compare event occurs. 0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred
0	UPIF	Update interrupt flag This bit is set by hardware on an update event and cleared by software.

0: No update interrupt occurred

1: Update interrupt occurred

TIMER2/3/4/5 event generation register (TIMERx_EVG)

Address offset: 0x14

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									TRGG	Reserved.	CH4G	CH3G	CH2G	CH1G	UPG
									w		w	w	w	w	w

Bits	Fields	Descriptions
15:7	Reserved	Must be kept at reset value.
6	TRGG	<p>Trigger event generation</p> <p>This bit is set by software and cleared by hardware automatically. When this bit is set, the TRGIF flag in TIMERx_STR register is set, related interrupt or DMA transfer can occur if enabled.</p> <p>0: No generate a trigger event 1: Generate a trigger event</p>
5	Reserved	Must be kept at reset value
4	CH4G	<p>Channel4capture or compare event generation</p> <p>Refer to CH1G description</p>
3	CH3G	<p>Channel3capture or compare event generation</p> <p>Refer to CH1G description</p>
2	CH2G	<p>Channel2capture or compare event generation e</p> <p>Refer to CH1G description</p>
1	CH1G	<p>Channel 1 capture or compare event generation</p> <p>This bit is set by software in order to generate a capture or compare event in channel 1, it is automatically cleared by hardware. When this bit is set, the CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. In addition, if channel 1 is configured in input mode, the current value of the counter is captured in TIMER1_CHCC1 register, and the CH1OF flag is set if the CH1IF flag was already high.</p> <p>0: No generate a channel 1 capture or compare event 1: Generate a channel 1 capture or compare event</p>
0	UPG	<p>This bit can be set by software, and cleared by hardware automatically. When this bit is set, the counter is cleared if the center-aligned or upcounting mode is selected, else (downcounting)it takes the auto-reload value. The prescaler counter is cleared at the same time.</p>

0: No generate an update event

1: Generate an update event

TIMER2/3/4/5 channel control register 1 (TIMERx_CHCLR1)

Address offset: 0x18

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH2 OCE	CH2OM[2:0]			CH2 OSE	CH2 OFE	CH2M[1:0]		CH1 OCE	CH1OM[2:0]		CH1OSE	CH1 OFE	CH1M[1:0]		
CH2ICF[3:0]				CH2ICP[1:0]				CH1ICF[3:0]			CH1ICP[1:0]				
rw				rw		rw		rw			rw		rw		

Output compare mode:

Bits	Fields	Descriptions
15	CH2OCE	Channel 2 output compare clear enable. Refer to CH1OCE description.
14:12	CH2OM[2:0]	Channel 2 output compare mode Refer to CH1OM description.
11	CH2OSE	Channel 2 output compare shadow enable Refer to CH1OSE description.
10	CH2OFE	Channel 2 output compare fast enable Refer to CH1OFE description.
9:8	CH2M[1:0]	Channel 2 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH2E bit in TIMERx_CHE register is reset). 00: channel 2 is configured as output 01: channel 2 is configured as input, IC2 is mapped on TI2 10: channel 2 is configured as input, IC2 is mapped on TI1 11: channel 2 is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMER_SMC register.
7	CH1OCE	Channel 1 output compare clear enable. When this bit is set, the OC1Ref signal is cleared when High level is detected on ETIF input. 0: Channel 1 output compare clear disable 1: Channel 1 output compare clear enable
6:4	CH1OM[2:0]	Channel 1 output compare mode This bit-field specifies the behavior of the output reference signal OC1REF which drives OC1. OC1REF is active high, while OC1 actives level depends on CH1P bit. 000: Frozen. The OC1REF signal keep stable, independent of the comparison

between the output compare register `TIMERx_CHCC1` and the counter.

001: Set high on match. `OC1REF` signal is forced high when the counter matches the output compare register `TIMERx_CHCC1`.

010: Set low on match. `OC1REF` signal is forced low when the counter matches the c output compare register `TIMERx_CHCC1`.

011: Toggle on match. `OC1REF` toggles when the counter matches the c output compare register `TIMERx_CHCC1`.

100: Force low. `OC1REF` is forced low level.

101: Force high. `OC1REF` is forced high level.

110: PWM mode 1. When counting up, `OC1REF` is high as long as the counter is smaller than `TIMERx_CHCC1` else low. When counting down, `OC1REF` is low as long as the counter is larger than `TIMERx_CHCC1` else high.

111: PWM mode 2. When counting up, `OC1REF` is low as long as the counter is smaller than `TIMERx_CHCC1` else high. When counting down, `OC1REF` is high as long as the counter is larger than `TIMERx_CHCC1` else low.

When configured in PWM mode, the `OCREF` level changes only when the output compare mode switches from “frozen” mode to “PWM” mode or when the result of the comparison changes.

3	<code>CH1OSE</code>	<p>Channel 1 output compare shadow enable</p> <p>When this bit is set, the shadow register of <code>TIMERx_CHCC1</code> register, which updates at each update event will be enabled.</p> <p>0: Channel 1 output compare shadow disable 1: Channel 1 output compare shadow enable</p> <p>The PWM mode can be used without validating the shadow register only in one pulse mode (<code>OPM</code> bit set in <code>TIMERx_CTLR1</code> register is set).</p>
2	<code>CH1OFE</code>	<p>Channel 1 output compare fast enable</p> <p>When this bit is set, the effect of an event on the trigger in input on the <code>CC</code> output will be accelerated if the channel is configured in <code>PWM1</code> or <code>PWM2</code> mode. The output channel will treat an active edge on the trigger input as a compare match, and <code>OC</code> is set to the compare level independently from the result of the comparison.</p> <p>0: Channel 1 output compare fast disable. The minimum delay from an edge on the trigger input to activate <code>CC1</code> output is 5 clock cycles. 1: Channel 1 output compare fast enable. The minimum delay from an edge on the trigger input to activate <code>CC1</code> output is 3 clock cycles.</p>
1:0	<code>CH1M[1:0]</code>	<p>Channel 1 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (<code>CH1E</code> bit in <code>TIMERx_CHE</code> register is reset).</p> <p>00: channel 1 is configured as output 01: channel 1 is configured as input, <code>IC1</code> is mapped on <code>T11</code> 10: channel 1 is configured as input, <code>IC1</code> is mapped on <code>T12</code> 11: channel 1 is configured as input, <code>IC1</code> is mapped on <code>TRC</code>. This mode is working only</p>

if an internal trigger input is selected through TRGS bits in TIMER_SMC register.

Input capture mode

Bits	Fields	Descriptions
15:12	CH2ICF[3:0]	Channel 2 input capture filter control Refer to CH1ICF description
11:10	CH2ICP[1:0]	Channel 2 input capture prescaler Refer to CH1ICP description
9:8	CH2M[1:0]	Channel 2 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH2E bit in TIMEx_CHE register is reset). 00: channel 2 is configured as output 01: channel 2 is configured as input, IC2 is mapped on TI2 10: channel 2 is configured as input, IC2 is mapped on TI1 11: channel 2 is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMER_SMC register.
7:4	CH1ICF[3:0]	Channel 1 input capture filter control An event counter is used in the digital filter, in which a transition on the output occurs after N input events. This bit-field specifies the frequency used to sample TI1 input signal and the length of the digital filter applied to TI1. 0000: Filter disable, $f_{SAMP} = f_{DTS}$, $N=1$ 0001: $f_{SAMP} = f_{PCLK}$, $N=2$ 0010: $f_{SAMP} = f_{PCLK}$, $N=4$ 0011: $f_{SAMP} = f_{PCLK}$, $N=8$ 0100: $f_{SAMP} = f_{DTS}/2$, $N=6$ 0101: $f_{SAMP} = f_{DTS}/2$, $N=8$ 0110: $f_{SAMP} = f_{DTS}/4$, $N=6$ 0111: $f_{SAMP} = f_{DTS}/4$, $N=8$ 1000: $f_{SAMP} = f_{DTS}/8$, $N=6$ 1001: $f_{SAMP} = f_{DTS}/8$, $N=8$ 1010: $f_{SAMP} = f_{DTS}/16$, $N=5$ 1011: $f_{SAMP} = f_{DTS}/16$, $N=6$ 1100: $f_{SAMP} = f_{DTS}/16$, $N=8$ 1101: $f_{SAMP} = f_{DTS}/32$, $N=5$ 1110: $f_{SAMP} = f_{DTS}/32$, $N=6$ 1111: $f_{SAMP} = f_{DTS}/32$, $N=8$
3:2	CH1ICP[1:0]	Channel 1 input capture prescaler This bit-field specifies the ratio of the prescaler on channel 1 input. The prescaler is reset when CH1E bit in TIMEx_CHE register is reset. 00: prescaler disable, capture is done on each channel input edge

01: capture is done every 2 channel input edges

10: capture is done every 4 channel input edges

11: capture is done every 8 channel input edges

1:0	CH1M[1:0]	<p>Channel 1 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH1E bit in TIMERx_CHE register is reset).</p> <p>00: channel 1 is configured as output</p> <p>01: channel 1 is configured as input, IC1 is mapped on T11</p> <p>10: channel 1 is configured as input, IC1 is mapped on T12</p> <p>11: channel 1 is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.</p>
-----	-----------	---

TIMER2/3/4/5 channel control register 2 (TIMER1_CHCTLR2)

Address offset: 0x1C

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH4 OCE	CH4OM[2:0]			CH4 OSE	CH4 OFE	CH4M[1:0]		CH3 OCE	CH3OM[2:0]			CH3 OSE	CH3 OFE	CH3M[1:0]	
CH4ICF[3:0]				CH4ICP[1:0]				CH3ICF[3:0]			CH3ICP[1:0]				
rw				rw		rw		rw			rw		rw		

Output compare mode

Bits	Fields	Descriptions
15	CH4OCE	Channel 4 output compare clear enable. Refer to CH1OCE description.
14:12	CH4OM[2:0]	Channel 4 output compare mode Refer to CH1OM description.
11	CH4OSE	Channel 4 output compare shadow enable Refer to CH1OSE description.
10	CH4OFE	Channel 4 output compare fast enable Refer to CH1OFE description.
9:8	CH4M[1:0]	<p>Channel 4 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH4E bit in TIMERx_CHE register is reset).</p> <p>00: channel 4 is configured as output</p> <p>01: channel 4 is configured as input, IC4 is mapped on T14</p> <p>10: channel 4 is configured as input, IC4 is mapped on T13</p> <p>11: channel 4 is configured as input, IC4 is mapped on TRC. This mode is working only</p>

if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.

7	CH3OCE	Channel 3 output compare clear enable. Refer to CH1OCE description.
6:4	CH3OM[2:0]	Channel 3 output compare mode Refer to CH1OM description.
3	CH3OSE	Channel 3 output compare shadow enable Refer to CH1OSE description.
2	CH3OFE	Channel 3 output compare fast enable Refer to CH1OFE description.
1:0	CH3M[1:0]	Channel 1 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH3E bit in TIMERx_CHE register is reset). 00: channel 3 is configured as output 01: channel 3 is configured as input, IC3 is mapped on TI3 10: channel 3 is configured as input, IC3 is mapped on TI4 11: channel 3 is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.

Input capture mode

Bits	Fields	Descriptions
15:12	CH4ICF[3:0]	Channel 4 input capture filter control Refer to CH1ICF description
11:10	CH4ICP[1:0]	Channel 4 input capture prescaler Refer to CH1ICP description
9:8	CH4M[1:0]	Channel 4 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH4E bit in TIMERx_CHE register is reset). 00: channel 4 is configured as output 01: channel 4 is configured as input, IC4 is mapped on TI4 10: channel 4 is configured as input, IC4 is mapped on TI3 11: channel 4 is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMER_SMC register.
7:4	CH3ICF[3:0]	Channel 3 input capture filter control Refer to CH1ICF description
3:2	CH3ICP[1:0]	Channel 3 input capture prescaler Refer to CH1ICP description

1:0	CH3M[1:0]	<p>Channel 3 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH3E bit in TIMERx_CHE register is reset).</p> <p>00: channel 3 is configured as output</p> <p>01: channel 3 is configured as input, IC3 is mapped on TI3</p> <p>10: channel 3 is configured as input, IC3 is mapped on TI4</p> <p>11: channel 3 is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMER_SMC register.</p>
-----	-----------	--

TIMER2/3/4/5 channel enable register (TIMERx_CHE)

Address offset: 0x20

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved.	CH4P	CH4E	Reserved.	CH3P	CH3E	Reserved.	CH2P	CH2E	Reserved.	CH1P	CH1E				
	rw	rw		rw	rw		rw	rw		rw	rw			rw	rw

Bits	Fields	Descriptions
15:14	Reserved	Must be kept at reset value.
13	CH4P	Channel 4 polarity Refer to CH1P description.
12	CH4E	Channel 4 enable Refer to CH1E description.
11:10	Reserved	Must be kept at reset value.
9	CH3P	Channel 3 polarity Refer to CH1P description.
8	CH3E	Channel 3 enable Refer to CH1E description.
7:6	Reserved	Must be kept at reset value.
5	CH2P	Channel 2 polarity Refer to CH1P description.
4	CH2E	Channel 2 enable Refer to CH1E description.
3:2	Reserved	Must be kept at reset value.
1	CH1P	Channel 1 polarity When channel 1 is configured in output mode, this bit specifies the output signal polarity.

0: Channel 1 active high.

1: Channel 1 active low.

When channel 1 is configured in input mode, this bit specifies the IC1 signal polarity.

0: Channel 1 non-inverted

1: Channel 1 inverted

0 CH1E

Channel 1 enable

When channel 1 is configured in input mode, setting this bit enables OC1 signal in active state. When channel 1 is configured in output mode, setting this bit enables the capture event in channel1.


0: Channel 1 disabled.

1: Channel 1 enabled.

TIMER2/3/4/5 counter register (TIMERx_CNT)

Address offset: 0x24

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CNT[15:0]	This bit-field indicates the current counter value. Writing to this bit-field can change the value of the counter.

TIMER2/3/4/5 prescaler register (TIMERx_PSC)

Address offset: 0x28

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	PSC[15:0]	Prescaler value of the counter clock The PSC clock is divided by (PSC+1) to generate the counter clock. The value of this bit-field will be loaded to the corresponding shadow register at every update event.

TIMER2/3/4/5 counter auto reload register (TIMERx_CARL)

Address offset: 0x2C

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CARL[15:0]	Counter auto reload value This bit-filed specifies the auto reload value of the counter.

TIMER2/3/4/5 channel 1 capture compare register (TIMERx_CHCC1)

Address offset: 0x34

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CHCC1[15:0]	Capture or compare value of channel1 When channel1 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only. When channel1 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.

TIMER2/3/4/5 channel 2 capture compare register (TIMERx_CHCC2)

Address offset: 0x38

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CHCC2[15:0]	Capture or compare value of channel2 When channel2 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only. When channel2 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.

TIMER2/3/4/5 channel 3 capture compare register (TIMERx_CHCC3)

Address offset: 0x3C

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CHCC3[15:0]	Capture or compare value of channel 3 When channel 3 is configured in input mode, this bit-field indicates the counter value corresponding to the last capture event. And this bit-field is read-only. When channel 3 is configured in output mode, this bit-field contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.

TIMER2/3/4/5 channel 4 capture compare register (TIMERx_CHCC4)

Address offset: 0x40

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CHCC4[15:0]	Capture or compare value of channel 4 When channel 4 is configured in input mode, this bit-field indicates the counter value corresponding to the last capture event. And this bit-field is read-only. When channel 4 is configured in output mode, this bit-field contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.

TIMER2/3/4/5 DMA control register (TIMERx_DCTLR)

Address offset: 0x48

Reset value: 0x0000




Bits	Fields	Descriptions
15:14	Reserved	Must be kept at reset value.
12:8	DBLTH[4:0]	DMA access burst length

		When register access are done through the <code>TIMERx_DTRSF</code> address, this 5-bit bit-field specifies the number of transfers.
7:5	Reserved	Must be kept at reset value.
4:0	<code>DBAR[4:0]</code>	DMA access base address When register access are done through the <code>TIMERx_DTRSF</code> address, this bit-field specifies the offset of the starting address from the <code>TIMER1_CTLR1</code> register.

TIMER2/3/4/5 DMA transfer register (`TIMERx_DTRSF`)

Address offset: `0x4C`

Reset value: `0x0000`



Bits	Fields	Descriptions
15:0	<code>DTRSF[15:0]</code>	DMA transfer When a read or write operation is assigned to this register, the register located at the address range $(\text{DBAR} + \text{burst counter}) \times 4$ from <code>TIMERx_CTLR1</code> will be accessed. The burst counter is calculated by hardware, and ranges from 0 to <code>DBLTH</code> .

9.3. Basic timer (TIMER6/7)

9.3.1. Introduction

The general timers (`TIMER6` and `TIMER7`) consist of one 16-bit counter auto reload register (`TIMERx_CARL`) and several control registers. It can be used for general timer, and it is also used by DAC (Digital to analog converter). `TIMERx`'s `trgo` is connected to DAC which can be driven by this trigger.


9.3.2. Main features

- 16-bit up auto-reload counter.
- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536.
- Synchronization circuit to trigger the DAC.
- Interrupt/DMA generated by counter overflow.

9.3.3. Function description

Figure below provides details on the internal configuration of the Basic timer.

Figure 9-76 General timer block diagram (TIMER6 and TIMER7)



Prescaler counter

The prescaler can divide the timer clock (PCLK) to the counter clock (CNT_CLK) by any factor between 1 and 65536. It is controlled through prescaler register (TIMERx_PSC) which can be changed on the fly but be taken into account at the next update event.

Figure 9-77 Counter timing diagram with prescaler division change from 1 to 2





Figure 9-78 Counter timing diagram with prescaler division change from 1 to 4



Upcounting mode

In this mode the counter counts continuously from 0 to the counter-reload value, which is defined in the `TIMERx_CARL` register, in a count-up direction. Once the counter reaches the counter reload value, the counter restarts to count once again from 0. The update event is generated at each counter overflow.

When the update event is set by the `UPG` bit in the `TIMERx_EVG` register, the counter value will be initialized to 0 and generates an update event.


If set the `UPDIS` bit in `TIMERx_CTLR1` register, the update event is disabled.

When an update event occurs, all the registers (autoreload register, prescaler register) are updated.

Clock selection

Basic timer has the unique clock source which is controlled by `RCC`. Counter and prescaler counter are clocked by this internal clock `PCLK`, except `UPG` is asserted. `UPG`'s assert will initial counter and prescaler counter.

Figure 9-79 Counter timing diagram in normal mode, internal clock divided by 1



Timer debug mode

When the Cortex™-M3 halted, and the DBG_TIMERx_STOP configuration bit in MCUIDBG module set to 1, the TIMERx counter stops.

9.3.4. TIMER6/7 registers

TIMER6/7 control register 1 (TIMERx_CTLR1)

Address offset: 0x00

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								ARSE	Reserved			SPM	UPS	UPDIS	CEN
								rw				rw	rw	rw	rw

Bits	Fields	Descriptions
15:8	Reserved	Must be kept at reset value
7	ARSE	Auto-reload shadow enable 0: The shadow register for TIMERx_CARL register is disabled 1: The shadow register for TIMERx_CARL register is enabled
3	SPM	Single pulse mode. 0: Counter continues after update event. 1: The CEN is cleared by hardware and the counter stops at next update event.
2	UPS	Update source

This bit is used to select the update event sources by software.

0: When enabled, any of the following events generate an update interrupt or DMA request:

- The UPG bit is set
- The counter generates an overflow or underflow event
- The slave mode controller generates an update event.

1: When enabled, only counter overflow/underflow generates an update interrupt or DMA request.

1 UPDIS

Update disable.

This bit is used to enable or disable the update event generation.

0: update event enable. The update event is generate and the buffered registers are loaded with their preloaded values when one of the following events occurs:

- The UPG bit is set
- The counter generates an overflow or underflow event
- The slave mode controller generates an update event.

1: update event disable. The buffered registers keep their value, while the counter and the prescaler are reinitialized if the UPG bit is set or if the slave mode controller generates a hardware reset event.

0 CEN

Counter enable

0: counter disable


1: counter enable

The CEN bit must be set by software when timer works in external clock, gated mode and encoder mode. While in trigger mode, the hardware can set the CEN bit automatically.

TIMER6/7 control register 2 (TIMERx_CTLR2)

Address offset: 0x04

Reset value: 0x0000



Bits	Fields	Descriptions
15:7	Reserved	Must be kept at reset value
6:4	MMC[2:0]	<p>Master mode control</p> <p>These bits control the selection of TRGO signal, which is sent in master mode to slave timers for synchronization function.</p> <p>000: Reset. When the UPG bit in the TIMERx_EVG register is set or a reset is generated by the slave mode controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed compared to the actual reset.</p> <p>001: Enable. This mode is useful to start several timers at the same time or to control a</p>

window in which a slave timer is enabled. In this mode the master mode controller selects the counter enable signal `TIMERx_EN` as TRGO. The counter enable signal is set when CEN control bit is set or the trigger input in gated mode is high. There is a delay between the trigger input in gated mode and the TRGO output, except if the master-slave mode is selected.

010: Update. In this mode the master mode controller selects the update event as TRGO.

011: Capture/compare pulse. In this mode the master mode controller generates a TRGO pulse when a capture or a compare match occurred.

100: Compare. In this mode the master mode controller selects the OC1REF signal is used as TRGO.

101: Compare. In this mode the master mode controller selects the OC2REF signal is used as TRGO.

110: Compare. In this mode the master mode controller selects the OC3REF signal is used as TRGO.


111: Compare. In this mode the master mode controller selects the OC4REF signal is used as TRGO.

3:0 Reserved Must be kept at reset value

TIMER6/7 DMA and interrupt enable register (`TIMERx_DIE`)

Address offset: `0x0C`

Reset value: `0x0000`



Bits	Fields	Descriptions
15:9	Reserved	Must be kept at reset value.
8	UPDE	Update DMA request enable 0: Update DMA request disabled 1: Update DMA request enabled
7:1	Reserved	Must be kept at reset value.
0	UPIE	Update interrupt enable 0: Update interrupt disabled 1: Update interrupt enabled

TIMER6/7 status register (`TIMERx_STR`)

Address offset: `0x10`

Reset value: `0x0000`

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved															UPIF
rc_w0															

Bits	Fields	Descriptions
15:1	Reserved	Must be kept at reset value.
0	UPIF	Update interrupt flag This bit is set by hardware on an update event and cleared by software. 0: No update interrupt occurred 1: Update interrupt occurred

TIMER6/7 event generation register (TIMERx_EVG)

Address offset: 0x14

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved															UPG
w															

Bits	Fields	Descriptions
15:1	Reserved	Must be kept at reset value.
0	UPG	This bit can be set by software, and cleared by hardware automatically. When this bit is set, the counter is cleared if the center-aligned or upcounting mode is selected, else (downcounting) it takes the auto-reload value. The prescaler counter is cleared at the same time. 0: No generate an update event 1: Generate an update event

TIMER6/7 counter register (TIMERx_CNT)

Address offset: 0x24

Reset value: 0x0000


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNT[15:0]															
rw															

Bits	Fields	Descriptions
15:0	CNT[15:0]	This bit-field indicates the current counter value. Writing to this bit-field can change the value of the counter.

TIMER6/7 prescaler register (TIMERx_PSC)

Address offset: 0x28

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	PSC[15:0]	Prescaler value of the counter clock The PSC clock is divided by (PSC+1) to generate the counter clock. The value of this bit-filed will be loaded to the corresponding shadow register at every update event.

TIMER6/7 counter auto reload register (TIMERx_CARL)

Address offset: 0x2C

Reset value: 0x0000



Bits	Fields	Descriptions
15:0	CARL[15:0]	Counter auto reload value This bit-filed specifies the autoreload value of the counter.

9.4. General timer (TIMER9/12)

9.4.1. Introduction

The general timer, known as TIMER15, may be used for a variety of purposes. It consists of one 16-bit up-counter; two 16-bit capture/compare registers (TIMERx_CHCCx), one 16-bit counter auto reload register (TIMERx_CARL) and several control registers. They can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as single pulse generation or PWM output.

The general (TIMER9 and TIMER12) timers are completely independent. They do not share any resources but can be synchronized together.

9.4.2. Main features


- 16-bit up auto-reload counter.

- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536.
- Up to 2 independent channels support functions including input capture, compare match output, generation of PWM waveform (edge and center-aligned Mode), and single pulse mode output.
- Interrupt generation by update, trigger event, input capture event, output compare match event or break input
- Synchronization circuit to control TIMER9/12 with external signals or to interconnect several timers together.

9.4.3. Function description

Figure below provides details on the internal configuration of the advanced timer.

Figure 9-80 General timer block diagram (TIMER9 and TIMER12)



Prescaler counter

The prescaler can divide the timer clock (PCLK) to the counter clock (CNT_CLK) by any factor between 1 and 65536. It is controlled through prescaler register (TIMERx_PSC) which can be changed on the fly but be taken into account at the next update event.

Figure 9-81 Counter timing diagram with prescaler division change from 1 to 2





Figure 9-82 Counter timing diagram with prescaler division change from 1 to 4



Upcounting mode

In this mode the counter counts continuously from 0 to the counter-reload value, which is defined in the TIMEx_CARL register, in a count-up direction. Once the counter reaches the counter reload value, the counter restarts to count once again from 0. The update event is

generated at each counter overflow. The counting direction bit DIR in the TIMEx_CTLR1 register should be set to 0 for the upcounting mode.

When the update event is set by the UPG bit in the TIMEx_EVG register, the counter value will be initialized to 0 and generates an update event.

If set the UPDIS bit in TIMEx_CTLR1 register, the update event is disabled.

When an update event occurs, all the registers (autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when TIMEx_CARL=0x63.

Figure 9-83 Counter timing diagram, internal clock divided by 1




Figure 9-84 Counter timing diagram, internal clock divided by 2




Figure 9-85 Counter timing diagram, internal clock divided by 4




Figure 9-86 Counter timing diagram, internal clock divided by N




Figure 9-87 Counter timing diagram, update event when ARSE=0





Figure 9-88 Counter timing diagram, update event when ARSE=1



Downcounting mode

In this mode the counter counts continuously from the counter reload value, which is defined in the `TIMERx_CARL` register, to 0 in a count-down direction. Once the counter reaches 0, the counter restarts to count once again from the counter-reload value. If the repetition counter is set, the update event generated after the number of underflow. Else the update event is generated at each counter underflow. The counting direction bit `DIR` in the `TIMERx_CTLR1` register should be set to 1 for the down counting mode.

When the update event is set by the `UPG` bit in the `TIMERx_EVG` register, the counter value will be initialized to the counter-reload value and generates an update event.

If set the `UPDIS` bit in `TIMERx_CTLR1` register, the update event is disabled.

When an update event occurs, all the registers (repeat counter, reload register, prescaler register) are updated.

Figure 9-89 Counter timing diagram, internal clock divided by 1




Figure 9-90 Counter timing diagram, internal clock divided by 2




Figure 9-91 Counter timing diagram, internal clock divided by 4




Figure 9-92 Counter timing diagram, internal clock divided by N





Figure 9-93 Counter timing diagram, update event



Center-aligned counting mode

In the center-aligned counting mode, the counter counts up from 0 to the counter-reload value and then counts down to 0 alternatively. The Timer module generates an overflow event when the counter counts to the counter-reload value subtract 1 in the up-counting mode and generates an underflow event when the counter counts to 1 in the down-counting mode. The counting direction bit DIR in the TIMERx_CTLR1 register is read-only and indicates the counting direction when in the center-aligned mode. The counting direction is updated by hardware automatically.

Setting the UPG bit in the TIMERx_EVG register will initialize the counter value to 0 irrespective of whether the counter is counting up or down in the center-align counting mode and generates an update event.

The UPIF bit in the TIMERx_EVG register can be set to 1 when an underflow event at count-down (CAM in TIMERx_CTLR1 is "01"), an overflow event at count-up (CAM in TIMERx_CTLR1 is "10") or both of them occur (CAM in TIMERx_CTLR1 is "11").

If set the UPDIS bit in the TIMERx_CTLR1 register, the update event is disabled.

When an update event occurs, all the registers (autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when TIMERx_CARL=0x5.

Figure 9-94 Counter timing diagram, internal clock divided by 1, $TIMERx_CARL = 0x5$




Figure 9-95 Counter timing diagram, internal clock divided by 2




Figure 9-96 Counter timing diagram, internal clock divided by 4, TIMERx_CARL=0x63




Figure 9-97 Counter timing diagram, internal clock divided by N




Figure 9-98 Counter timing diagram, update event with ARSE=1(counter underflow)





Figure 9-99 Counter timing diagram, Update event with ARSE=1 (counter overflow)




Clock selection

The following describes the Timer Module clock controller which determines the clock source of the internal prescaler counter.

■ Internal timer clock PCLK

The default internal clock source is the APB2 clock CK_APB2 used to drive the counter prescaler when the slave mode is disabled. If the slave mode controller is enabled by setting SMC field in the TIMEx_SMC register to an available value including 0x1, 0x2, 0x3 and 0x7, the prescaler is clocked by other clock sources selected by the TRGS field in the TIMEx_SMC register and described as follows. When the slave mode selection bits SMC are set to 0x4 or 0x5 or 0x6, the internal clock PCLK is the counter prescaler driving clock source.

Figure 9-100 Control circuit in normal mode, internal clock divided by 1



■ Internal trigger inputs (ITI)

The counter prescaler can count during each rising or falling edge of the ITI signal. This mode can be selected by setting the SMC field to 0x6 in the TIMEx_SMC register; here the counter will act as an event counter. The input event, known as ITI here, can be selected by setting the TRGS field. When the ITI signal is selected as the clock source, the internal edge detection circuitry will generate a clock pulse during each ITI signal rising or falling edge to drive the counter prescaler.

■ External input pin (Tlx)

The counter prescaler can be driven to count during each rising or falling edge on the external pin TIMEx_Tlx. This mode can be selected by setting SMC field to 0x7 and the TRGS field to 0x4, 0x5 or 0x6. Note that the Tlx is derived from the TIMEx_Tlx sampled by a digital filter.


Capture/compare channels

The TIMER9 (or TIMER12) has two independent channels which can be used as capture inputs or compare match outputs. Each channel is built around a channel capture compare register including an input stage, channel controller and an output stage.

■ Input capture stage

The input stage consists of a digital filter, a channel polarity selection, edge detection and a channel prescaler. The channel input signal (Tlx) is sampled by a digital filter to generate a filtered input signal TlxF. Then the channel polarity and the edge detection block can generate a TlxFPx signal for the input capture function. The effective input event number can be set by the channel input prescaler register (CHxICP).

Figure 9-101 Capture/compare channel (example: channel 1 input stage)




■ Channel controller

The GPTIMER has four independent channels which can be used as capture inputs or compare match outputs.

When used in the input capture mode, the counter value is captured into the `TIMERx_CHCCx` shadow register first and then transferred into the `TIMERx_CHCCx` preload register when the capture event occurs.

When used in the compare match output mode, the contents of the `TIMER1_CHCCx` preload register is copied into the associated shadow register; the counter value is then compared with the register value.

Figure 9-102 Capture/compare channel 1 main circuit



■ Output stage

The TIMER9/TIMER12 has two channels for compare match, single pulse or PWM output function.

Figure 9-103 Output stage of capture/compare channel (channel 1)





Figure 9-104 Output compare mode, toggle on OC1



When the channel is used as a capture input, the counter value is captured into the Channel Capture/Compare Register (TIMERx_CHCCx) when an effective input signal transition occurs. Once the capture event occurs, the CHxIF flag in the TIMER1_STR register is set. If the CHxIF bit is already set, i.e., the flag has not yet been cleared by software, and another capture event on this channel occurs, the corresponding channel Over-Capture flag, named CHxOF, will be set. Once the capture event occurs, a DMA request is generated depending on the CHxDE bit and an interrupt is generated depending on the CHxIE bit

The input capture mode can be also used for pulse width measurement from signals on the TIMERx_CHx pins (TIx).

Channel Output Reference Signal

When the TIMER9/TIMER12 is used in the compare match output mode, the OCxREF signal (Channel x Output Reference signal) is defined by setting the CHxOM bits. The OCxREF signal has several types of output function. These include, keeping the original level by setting the CHxOM field to 0x00, set to 1 by setting the CHxOM field to 0x01, set to 0 by setting the CHxOM field to 0x02 or signal toggle by setting the CHxOM field to 0x03 when the counter value matches the content of the TIMERx_CHCCx register.

The PWM mode 1 and PWM mode 2 outputs are also another kind of OCxREF output which is setup by setting the CHxOM field to 0x06/0x07. In these modes, the OCxREF signal level is changed according to the counting direction and the relationship between the counter value and the TIMERx_CHCCx content. With regard to a more detailed description refer to the relative bit definition.

Another special function of the OCxREF signal is a forced output which can be achieved by setting the CHxOM field to 0x04/0x05. Here the output can be forced to an inactive/active level irrespective of the comparison condition between the counter and the TIMERx_CHCCx values.


The OCxREF signal can be forced to 0 when the ETIF signal is derived from the external TIMEx_ETI pin and when it is set to a high level by setting the CHxOCE bit to 1 in the TIMEx_CHCTLR1 register. The OCxREF signal will not return to its active level until the next update event occurs.

Single Pulse Mode

Once the timer is set to operate in the single pulse mode, it is not necessary to set the timer enable bit CEN in the TIMEx_CTLR1 register to 1 to enable the counter. The trigger to generate a pulse can be sourced from the trigger signals edge or by setting the CEN bit to 1 using software. Setting the CEN bit to 1 or a trigger from the trigger signals edge can generate a pulse and then keep the CEN bit at a high state until the update event occurs or the CEN bit is written to 0 by software. If the CEN bit is cleared to 0 using software, the counter will be stopped and its value held. If the CEN bit is automatically cleared to 0 by a hardware update event, the counter will be reinitialized.

In the Single Pulse mode, the trigger active edge which sets the CEN bit to 1 will enable the counter. However, there exist several clock delays to perform the comparison result between the counter value and the TIMEx_CHCCx value. In order to reduce the delay to a minimum value, the user can set the CHxOEF bit in each TIMEx_CHCTLR1 register. After a trigger rising edge occurs in the single pulse mode, the OCxREF signal will immediately be forced to the state which the OCxREF signal will change to, as the compare match event occurs without taking the comparison result into account. The CHxOEF bit is available only when the output channel is configured to operate in the PWM1 or PWM2 output mode and the trigger source is derived from the trigger signal.

Figure 9-105 Single pulse mode




Slave Controller

The TIMER9/TIMER12 can be synchronized with an external trigger in several modes including the Restart mode, the Pause mode and the Trigger mode which is selected by the SMC field in the TIMEx_SMC register. The trigger input of these modes can be selected by the TRGS field in the TIMEx_SMC register, below to TI1 signal as an example. The operation modes in the Slave Controller are described in the accompanying sections.

■ Restart mode

The counter and its prescaler can be reinitialized in response to a rising edge of the TI1 signal. When a TI1 rising edge occurs, the update event software generation bit named UPG will automatically be asserted by hardware and the trigger event flag will also be set. Then the counter and prescaler will be reinitialized. Although the UPG bit is set to 1 by hardware, the update event does not really occur. It depends upon whether the update event disable control bit UPDIS is set to 1 or not. If UPDIS is set to 1 to disable the update event to occur, there will no update event will be generated, however the counter and prescaler are still reinitialized when the TI1 rising edge occurs. If the UPDIS bit in the TIMEx_CTLR1 register is cleared to enable the update event to occur, an update event will be generated together with the TI1 rising edge, then all the preloaded registers will be updated.


Figure 9-106 Control circuit in restart mode



■ Pause mode

In the Pause Mode, the selected TI1 input signal level is used to control the counter start/stop operation. The counter starts to count when the selected TI1 signal is at a high level and stops counting when the TI1 signal is changed to a low level, here the counter will maintain its present value and will not be reset.


Figure 9-107 Control circuit in pause mode



■ Trigger mode

After the counter is disabled to count, the counter can resume counting when a T11 rising edge signal occurs. When an T11 rising edge occurs, the counter will start to count from the current value in the counter. Note that the T11 signal is only used to enable the counter to resume counting and has no effect on controlling the counter to stop counting.

Figure 9-108 Control circuit in trigger mode




Timer Interconnection

The timers can be internally connected together for timer chaining or synchronization. This can be implemented by configuring one timer to operate in the Master mode while configuring another timer to be in the Slave mode. The following figures present several examples of trigger selection for the master and slave modes.

Figure below shows the timer15 trigger selection when it is configured in slave mode.

Figure 9-109 Timer9 Master/Slave mode timer example



Other interconnection examples:

■ Timer2 as prescaler for timer9

We configure Timer2 as a prescaler for Timer9. Refer to Figure below for connections. Do as follow:

1. Configure Timer2 in master mode and select its Update Event (UPE) as trigger output (MMC=010 in the TIMER2_CTLR2 register). Then timer2 driver a periodic signal on each counter overflow.
2. Configure the Timer2 period (TIMER2_CARL registers).
3. Select the Timer9 input trigger source from Timer2 (TRGS=000 in the TIMER9_SMC register).
4. Configure Timer9 in external clock mode 1 (SMC=111 in TIMER9_SMC register).
5. Start Timer9 by writing '1 in the CEN bit (TIMER9_CTLR1 register).
6. Start Timer2 by writing '1 in the CEN bit (TIMER2_CTLR1 register).

■ Start timer9 with timer2's Enable/Update signal


First, we enable Timer9 with the enable out of Timer2. Refer to Figure below. Timer9 starts counting from its current value on the divided internal clock after trigger by timer2 enable output.

When Timer9 receives the trigger signal its CEN bit is automatically set and the counter

counts until we disable timer9. Both counter clock frequencies are divided by 3 by the prescaler compared to PCLK ($f_{CNT_CLK} = f_{PCLK} / 3$). Do as follow:

1. Configure Timer2 master mode to send its enable signal as trigger output(MMC=001 in the TIMER2_CTLR2 register)
2. Configure Timer9 to select the input trigger from Timer 2 (TRGS=000 in the TIMER9_SMC register).
3. Configure Timer9 in trigger mode (SMC=110 in TIMER9_SMC register).
4. Start Timer2 by writing 1 in the CEN bit (TIMER2_CTLR1 register).


Figure 9-110 Triggering timer 9 with Enable of timer 2



In this example, we also can use update Event as trigger source instead of enable signal. Refer to figure below. Do as follow:

6. Configure Timer2 in master mode and send its Update Event (UPE) as trigger output (MMC=010 in the TIMER2_CTLR2 register).
7. Configure the Timer2 period (TIMER2_CARL registers).
8. Configure Timer9 to get the input trigger from Timer2 (TRGS=000 in the TIMER9_SMC register).
9. Configure Timer9 in trigger mode (SMC=110 in TIMER9_SMC register).
10. Start Timer2 by writing '1 in the CEN bit (TIMER2_CTLR1 register).

Figure 9-111 Triggering timer9 with update of timer2




■ Enable timer9 count with timer2’s enable/OC1 Ref. signal

In this example, we control the enable of Timer9 with the enable output of Timer2. Refer to figure below. Timer9 counts on the divided internal clock only when Timer2 is enable. Both counter clock frequencies are divided by 3 by the prescaler compared to PCLK ($f_{CNT_CLK} = f_{PCLK}/3$). Do as follow:

1. Configure Timer2 in master mode and Output enable signal as trigger output (MMC=001 in the TIMER2_CTLR2 register).
2. Configure Timer9 to get the input trigger from Timer 2 (TRGS=000 in the TIMER9_SMC register).
3. Configure Timer9 in pause mode (SMC=101 in TIMER9_SMC register).
4. Enable Timer9 by writing ‘1 in the CEN bit (TIMER9_CTLR1 register).
5. Start Timer2 by writing ‘1 in the CEN bit (TIMER2_CTLR2 register).
6. Stop Timer2 by writing ‘0 in the CEN bit (TIMER2_CTLR2 register).


Figure 9-112 Gating Timer9 with enable of timer 2



In this example, we also can use OCx_Ref as trigger source instead of enable signal output. Do as follow:

7. Configure Timer2 in master mode and Output Compare 1 Reference (OC1REF) signal as trigger output (MMC=100 in the TIMER2_CTLR2 register).
8. Configure the Timer 2 OC1REF waveform (TIMER2_CHCTLR1 register).
9. Configure Timer9 to get the input trigger from Timer 2 (TRGS=000 in the TIMER9_SMC register).
10. Configure Timer9 in pause mode (SMC=101 in TIMER9_SMC register).
11. Enable Timer9 by writing '1 in the CEN bit (TIMER9_CTLR1 register).
12. Start Timer 2 by writing '1 in the CEN bit (TIMER2_CTLR1 register).

Figure 9-113 Gating Timer9 with OC1REF of timer 2




■ Using an external trigger to start 2 timers synchronously

We configure the start of Timer9 is triggered by the enable of Timer 2, and timer 2 is triggered by its TI1 input rises edge. To ensure 2 timers start synchronously, timer 2 must be configured in Master/Slave mode. Do as follow:

6. Configure Timer2 slave mode to get the input trigger from TI1 (TRGS=100 in the TIMER2_SMC register).
7. Configure Timer2 in trigger mode (SMC=110 in the TIMER2_SMC register).
8. Configure the Timer2 in Master/Slave mode by writing MSM =1 (TIMER2_SMC register).
9. Configure Timer9 to get the input trigger from Timer 2 (TRGS=000 in the TIMER9_SMC register).
10. Configure Timer9 in trigger mode (SMC=110 in the TIMER9_SMC register).

When a rising edge occurs on Timer 2's TI1, two timer counters starts counting synchronously on the internal clock and both TIF flags are set.

Figure 9-114 Triggering Timer9 and Timer2 with Timer2's TI1 input



Timer debug mode

When the Cortex™-M3 halted, and the DBG_TIMERx_STOP configuration bit in MCUDBG module set to 1, the TIMERx counter stops.

9.4.4. TIMER9/12 registers

TIMER9/12 control register 1 (TIMERx_CTLR1)

Address offset: 0x00

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						CDIV[1:0]	ARSE	CAM[1:0]	DIR	SPM	UPS	UPDIS	CEN		
						rw	rw	rw	rw	rw	rw	rw	rw		

Bits	Fields	Descriptions
15:10	Reserved	Must be kept at reset value
9:8	CDIV[1:0]	Clock division The CDIV bits can be configured by software to specify division ratio between the timer clock (PCLK) and the dead-time and sampling clock (DTS), which is used by the dead-time generators and the digital filters.

		00: $f_{DTS}=f_{PCLK}$
		01: $f_{DTS}= f_{PCLK} /2$
		10: $f_{DTS}= f_{PCLK} /4$
		11: Reserved
7	ARSE	<p>Auto-reload shadow enable</p> <p>0: The shadow register for <code>TIMERx_CARL</code> register is disabled</p> <p>1: The shadow register <code>TIMERx_CARL</code> register is enabled</p>
6:5	CAM[1:0]	<p>Center-aligned mode selection</p> <p>00: No center-aligned mode (edge-aligned mode). The direction of the counter is specified by the <code>DIR</code> bit.</p> <p>01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (<code>CHxM=00</code> in <code>TIMERx_CHCTLRx</code> register), are set only when the counter is counting down.</p> <p>10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (<code>CHxM=00</code> in <code>TIMERx_CHCTLRx</code> register), are set only when the counter is counting up.</p> <p>11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (<code>CHxM=00</code> in <code>TIMERx_CHCTLRx</code> register), are set only when the counter is counting both up and down.</p> <p>After the counter is enabled, can not be switched from edge-aligned mode to center-aligned mode.</p>
4	DIR	<p>Direction</p> <p>0: Count up</p> <p>1: Count down</p> <p>This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.</p>
3	SPM	<p>Single pulse mode.</p> <p>0: Counter continues after update event.</p> <p>1: The <code>CEN</code> is cleared by hardware and the counter stops at next update event.</p>
2	UPS	<p>Update source</p> <p>This bit is used to select the update event sources by software.</p> <p>0: When enabled, any of the following events generate an update interrupt:</p> <ul style="list-style-type: none"> - The <code>UPG</code> bit is set - The counter generates an overflow or underflow event - The slave mode controller generates an update event. <p>1: When enabled, only counter overflow/underflow generates an update interrupt.</p>
1	UPDIS	<p>Update disable.</p> <p>This bit is used to enable or disable the update event generation.</p> <p>0: update event enable. The update event is generate and the buffered registers are loaded with their preloaded values when one of the following events occurs:</p>

- The UPG bit is set
- The counter generates an overflow or underflow event
- The slave mode controller generates an update event.

1: update event disable. The buffered registers keep their value, while the counter and the prescaler are reinitialized if the UPG bit is set or if the slave mode controller generates a hardware reset event.

0 CEN

Counter enable

0: counter disable


1: counter enable

The CEN bit must be set by software when timer works in external clock, pause mode and encoder mode. While in trigger mode, the hardware can set the CEN bit automatically.

TIMER9/12 slave mode control register (TIMERx_SMC)

Address offset: 0x08

Reset value: 0x0000



Bits	Fields	Descriptions
15:8	Reserved	Must be kept at reset value.
7	MSM	Master-slave mode The effect of an event on the trigger input is delayed in this mode to allow a perfect synchronization between the current timer and its slaves through TRGO. If we want to synchronize several timers on a single external event, this mode can be used. 0: Master-slave mode disable 1: Master-slave mode enable
6:4	TRGS[2:0]	Trigger selection This bit-field specifies which signal is selected as the trigger input, which is used to synchronize the counter. 000: Internal trigger input 0 (ITR0) 001: Internal trigger input 1 (ITR1) 010: Internal trigger input 2 (ITR2) 011: Internal trigger input 3 (ITR3) 100: TI1 edge flag (TI1F_ED) 101: Filtered channel 1 input (TI1FP1) 110: Filtered channel 2 Input (TI2FP2) 111: Reserved. These bits must not be changed when slave mode is enabled.

3	Reserved	Must be kept at reset value.
2:0	SMC[2:0]	<p>Slave mode control</p> <p>000: Disable mode. The prescaler is clocked directly by the internal clock when CEN bit is set high.</p> <p>001: Quadrature decoder mode 1. The counter counts on TI2FP2 edge, while the direction depends on TI1FP1 level.</p> <p>010: Quadrature decoder mode 2. The counter counts on TI1FP1 edge, while the direction depends on TI2FP2 level.</p> <p>011: Quadrature decoder mode 3. The counter counts on both TI1FP1 and TI2FP2 edge, while the direction depends on each other.</p> <p>100: Restart Mode. The counter is reinitialized and the shadow registers are updated on the rising edge of the selected trigger input.</p> <p>101: Pause Mode. The trigger input enables the counter clock when it is high and disables the counter when it is low.</p> <p>110: Trigger Mode. A rising edge of the trigger input enables the counter. The counter cannot be disabled by the slave mode controller.</p> <p>111: External Clock Mode 1. The counter counts on the rising edges of the selected trigger.</p> <p>Because TI1F_ED outputs 1 pulse for each transition on TI1F, and the pause mode checks the level of the trigger signal, when TI1F_ED is selected as the trigger input, the pause mode must not be used.</p>

TIMER9/12 interrupt enable register (TIMERx_DIE)

Address offset: 0x0C

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									TRGIE	Reserved			CH2IE	CH1IE	UPIE
									rw				rw	rw	rw

Bits	Fields	Descriptions
15:7	Reserved	Must be kept at reset value.
6	TRGIE	Trigger interrupt enable 0: Trigger interrupt disabled 1: Trigger interrupt enabled
5:3	Reserved	Must be kept at reset value.
2	CH2IE	Channel 2 interrupt enable 0: Channel 2 interrupt disabled 1: Channel 2 interrupt enabled
1	CH1IE	Channel 1 interrupt enable 0: Channel 1 interrupt disabled

1: Channel 1 interrupt enabled

0 UPIE Update interrupt enable
 0: Update interrupt disabled
 1: Update interrupt enabled

TIMER9/12 status register (TIMERx_STR)

Address offset: 0x10

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			CH2OF	CH1OF	Reserved.	TRGIF	Reserved.			CH2IF	CH1IF	UPIF			
			rc_w0	rc_w0		rc_w0				rc_w0	rc_w0	rc_w0			

Bits	Fields	Descriptions
15:11	Reserved	Must be kept at reset value.
10	CH2OF	Channel 2 overcapture flag Refer to CH1OF description
9	CH1OF	Channel 1 overcapture flag When channel 1 is configured in input mode, this flag is set by hardware when a capture event occurs while CH1IF flag has already been set. This flag is cleared by software. 0: No overcapture interrupt occurred 1: Overcapture interrupt occurred
8:7	Reserved	Must be kept at reset value.
6	TRGIF	Trigger interrupt flag This flag is set by hardware on trigger event and cleared by software. When the slave mode controller is enabled in all modes but pause mode, an active edge on TRGI input generates a trigger event. When the slave mode controller is enabled in pause mode both edges on TRGI input generates a trigger event. 0: No trigger event occurred. 1: Trigger interrupt occurred.
5:3	Reserved	Must be kept at reset value.
2	CH2IF	Channel 2 interrupt enable Refer to CH1IF description
1	CH1IF	Channel 1 interrupt flag This flag is set by hardware and cleared by software. When channel 1 is in input mode, this flag is set when a capture event occurs. When channel 1 is in output mode, this flag is set when a compare event occurs. 0: No Channel 1 interrupt occurred


1: Channel 1 interrupt occurred

0 UPIF Update interrupt flag
 This bit is set by hardware on an update event and cleared by software.
 0: No update interrupt occurred
 1: Update interrupt occurred

TIMER9/12 event generation register (TIMERx_EVG)

Address offset: 0x14

Reset value: 0x0000



Bits	Fields	Descriptions
15:7	Reserved	Must be kept at reset value.
6	TRGG	Trigger event generation This bit is set by software and cleared by hardware automatically. When this bit is set, the TRGIF flag in TIMERx_STR register is set, related interrupt can occur if enabled. 0: No generate a trigger event 1: Generate a trigger event
5:3	Reserved	Must be kept at reset value.
2	CH2G	Channel 2 capture or compare event generation Refer to CH1G description
1	CH1G	Channel 1 capture or compare event generation This bit is set by software in order to generate a capture or compare event in channel 1, it is automatically cleared by hardware. When this bit is set, the CC1IF flag is set, the corresponding interrupt is sent if enabled. In addition, if channel 1 is configured in input mode, the current value of the counter is captured in TIMERx_CHCC1 register, and the CH1OF flag is set if the CH1IF flag was already high. 0: No generate a channel 1 capture or compare event 1: Generate a channel 1 capture or compare event
0	UPG	This bit can be set by software, and cleared by hardware automatically. When this bit is set, the counter is cleared if the center-aligned or upcounting mode is selected, else (downcounting) it takes the auto-reload value. The prescaler counter is cleared at the same time. 0: No generate an update event 1: Generate an update event

TIMER9/12 channel control register 1 (TIMERx_CHCTLR1)

Address offset: 0x18

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH2 OCE	CH2OM[2:0]			CH2 OSE	CH2 OFE	CH2M[1:0]		CH1 OCE	CH1OM[2:0]		CH1OSE	CH1 OFE	CH1M[1:0]		
CH2ICF[3:0]				CH2ICP[1:0]				CH1ICF[3:0]			CH1ICP[1:0]				
rw				rw		rw		rw			rw		rw		

Output compare mode:

Bits	Fields	Descriptions
15	CH2OCE	Channel 2 output compare clear enable. Refer to CH1OCE description.
14:12	CH2OM[2:0]	Channel 2 output compare mode Refer to CH1OM description.
11	CH2OSE	Channel 2 output compare shadow enable Refer to CH1OSE description.
10	CH2OFE	Channel 2 output compare fast enable Refer to CH1OFE description.
9:8	CH2M[1:0]	Channel 2 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH2E bit in TIMERx_CHE register is reset). 00: channel 2 is configured as output 01: channel 2 is configured as input, IC2 is mapped on T12 10: channel 2 is configured as input, IC2 is mapped on T11 11: channel 2 is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.
7	CH1OCE	Channel 1 output compare clear enable. When this bit is set, the OC1Ref signal is cleared when High level is detected on ETIF input. 0: Channel 1 output compare clear disable 1: Channel 1 output compare clear enable
6:4	CH1OM[2:0]	Channel 1 output compare mode This bit-field specifies the behavior of the output reference signal OC1REF which drives OC1. OC1REF is active high, while OC1 active level depends on CH1P and bit. 000: Frozen. The OC1REF signal keep stable, independent of the comparison between the output compare register TIMERx_CHCC1 and the counter. 001: Set high on match. OC1REF signal is forced high when the counter matches the output compare register TIMERx_CHCC1.

010: Set low on match. OC1REF signal is forced low when the counter matches the c output compare register `TIMERx_CHCC1`.

011: Toggle on match. OC1REF toggles when the counter matches the c output compare register `TIMERx_CHCC1`.

100: Force low. OC1REF is forced low level.

101: Force high. OC1REF is forced high level.

110: PWM mode 1. When counting up, OC1REF is high as long as the counter is smaller than `TIMERx_CHCC1` else low. When counting down, OC1REF is low as long as the counter is larger than `TIMERx_CHCC1` else high.

111: PWM mode 2. When counting up, OC1REF is low as long as the counter is smaller than `TIMERx_CHCC1` else high. When counting down, OC1REF is high as long as the counter is larger than `TIMERx_CHCC1` else low.

When configured in PWM mode, the OCREF level changes only when the output compare mode switches from “frozen” mode to “PWM” mode or when the result of the comparison changes.

3	<code>CH1OSE</code>	<p>Channel 1 output compare shadow enable</p> <p>When this bit is set, the shadow register of <code>TIMERx_CHCC1</code> register, which updates at each update event will be enabled.</p> <p>0: Channel 1 output compare shadow disable 1: Channel 1 output compare shadow enable</p> <p>The PWM mode can be used without validating the shadow register only in one pulse mode (OPM bit set in <code>TIMERx_CTLR1</code> register is set).</p>
2	<code>CH1OFE</code>	<p>Channel 1 output compare fast enable</p> <p>When this bit is set, the effect of an event on the trigger in input on the CC1 output will be accelerated if the channel is configured in PWM1 or PWM2 mode. The output channel will treat an active edge on the trigger input as a compare match, and OC1 is set to the compare level independently from the result of the comparison.</p> <p>0: Channel 1 output compare fast disable. The minimum delay from an edge on the trigger input to activate CC1 output is 5 clock cycles. 1: Channel 1 output compare fast enable. The minimum delay from an edge on the trigger input to activate CC1 output is 3 clock cycles.</p>
1:0	<code>CH1M[1:0]</code>	<p>Channel 1 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (<code>CH1E</code> bit in <code>TIMERx_CHE</code> register is reset).</p> <p>00: channel 1 is configured as output 01: channel 1 is configured as input, IC1 is mapped on TI1 10: channel 1 is configured as input, IC1 is mapped on TI2 11: channel 1 is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in <code>TIMERx_SMC</code> register.</p>

Input capture mode

Bits	Fields	Descriptions
15:12	CH2ICF[3:0]	Channel 2 input capture filter control Refer to CH1ICF description
11:10	CH2ICP[1:0]	Channel 2 input capture prescaler Refer to CH1ICP description
9:8	CH2M[1:0]	Channel 2 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH2E bit in TIMERx_CHE register is reset). 00: channel 2 is configured as output 01: channel 2 is configured as input, IC2 is mapped on TI2 10: channel 2 is configured as input, IC2 is mapped on TI1 11: channel 2 is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.
7:4	CH1ICF[3:0]	Channel 1 input capture filter control An event counter is used in the digital filter, in which a transition on the output occurs after N input events. This bit-field specifies the frequency used to sample TI1 input signal and the length of the digital filter applied to TI1. 0000: Filter disable, $f_{SAMP}=f_{DTS}$, $N=1$ 0001: $f_{SAMP}=f_{PCLK}$, $N=2$ 0010: $f_{SAMP}=f_{PCLK}$, $N=4$ 0011: $f_{SAMP}=f_{PCLK}$, $N=8$ 0100: $f_{SAMP}=f_{DTS}/2$, $N=6$ 0101: $f_{SAMP}=f_{DTS}/2$, $N=8$ 0110: $f_{SAMP}=f_{DTS}/4$, $N=6$ 0111: $f_{SAMP}=f_{DTS}/4$, $N=8$ 1000: $f_{SAMP}=f_{DTS}/8$, $N=6$ 1001: $f_{SAMP}=f_{DTS}/8$, $N=8$ 1010: $f_{SAMP}=f_{DTS}/16$, $N=5$ 1011: $f_{SAMP}=f_{DTS}/16$, $N=6$ 1100: $f_{SAMP}=f_{DTS}/16$, $N=8$ 1101: $f_{SAMP}=f_{DTS}/32$, $N=5$ 1110: $f_{SAMP}=f_{DTS}/32$, $N=6$ 1111: $f_{SAMP}=f_{DTS}/32$, $N=8$
3:2	CH1ICP[1:0]	Channel 1 input capture prescaler This bit-field specifies the ratio of the prescaler on channel 1 input. The prescaler is reset when CH1E bit in TIMERx_CHE register is reset. 00: prescaler disable, capture is done on each channel input edge 01: capture is done every 2 channel input edges 10: capture is done every 4 channel input edges 11: capture is done every 8 channel input edges

1:0	CH1M[1:0]	<p>Channel 1 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF(CH1E bit in TIMERx_CHE register is reset).</p> <p>00: channel 1 is configured as output</p> <p>01: channel 1 is configured as input, IC1 is mapped on TI1</p> <p>10: channel 1 is configured as input, IC1 is mapped on TI2</p> <p>11: channel 1 is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMERx_SMC register.</p>
-----	-----------	--

TIMER9/12 channel enable register (TIMERx_CHE)

Address offset: 0x20

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved										CH2P	CH2E	CH1NP	Reserved	CH1P	CH1E
										rw	rw	rw		rw	rw

Bits	Fields	Descriptions
15: 6	Reserved	Must be kept at reset value.
5	CH2P	Channel 2 polarity Refer to CH1P description.
4	CH2E	Channel 2 enable Refer to CH1E description.
3	CH1NP	Channel 1 polarity Channel 1 configured as output CC1NP need to be set to 0. Channel 1 configured as input In conjunction with CH1P, this bit is used to define the polarity of IC1.
2	Reserved	Must be kept at reset value.
1	CH1P	Channel 1 polarity When channel 1 is configured in output mode, this bit specifies the output signal polarity. 0: Channel 1 active high. 1: Channel 1 active low. When channel 1 is configured in input mode, this bit specifies the IC1 signal polarity. [CH1NP, CH1P] will selete the active trigger or capture polarity for TI1FP1 or TI2FP2. [CH1NP==0, CH1P==0]: TIxFP1's rising edge is the active signal for capture or trigger operation in slave mode. And TIxFP1 will not be inverted. [CH1NP==0, CH1P==1]: TIxFP1's falling edge is the active signal for capture or trigger

operation in slave mode. And TlxFP1 will be inverted.

[CH1NP==1, CH1P==0]: Reserved.

[CH1NP==1, CH1P==1]: TlxFP1's falling and rising edge are both the active signal for capture or trigger operation in slave mode. And TlxFP1 will be not inverted.(Note: This configuration must not be used in quadrature decoder mode.)

0 CH1E

Channel 1 enable

When channel 1 is configured in input mode, setting this bit enables OC1 signal in active state. When channel 1 is configured in output mode, setting this bit enables the capture event in channel1.


0: Channel 1 disabled.

1: Channel 1 enabled.

TIMER9/12 counter register (TIMERx_CNT)

Address offset: 0x24

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CNT[15:0]	This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter.

TIMER9/12 prescaler register (TIMERx_PSC)

Address offset: 0x28

Reset value: 0x0000



Bits	Fields	Descriptions
15:0	PSC[15:0]	Prescaler value of the counter clock The PSC clock is divided by (PSC+1) to generate the counter clock. The value of this bit-filed will be loaded to the corresponding shadow register at every update event.

TIMER9/12 counter auto reload register (TIMERx_CARL)

Address offset: 0x2C

Reset value: 0x0000

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CARL[15:0]

rw

Bits	Fields	Descriptions
15:0	CARL[15:0]	Counter auto reload value This bit-filed specifies the auto reload value of the counter.

TIMER9/12 channel 1 capture compare register (TIMERx_CHCC1)

Address offset: 0x34

Reset value: 0x0000

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CHCC1[15:0]

rw

Bits	Fields	Descriptions
15:0	CHCC1[15:0]	Capture or compare value of channel1 When channel1 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only. When channel1 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.

TIMER9/12 channel 2 capture compare register (TIMERx_CHCC2)

Address offset: 0x38

Reset value: 0x0000

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CHCC2[15:0]

rw

Bits	Fields	Descriptions
15:0	CHCC2[15:0]	Capture or compare value of channel2 When channel 2 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only. When channel 2 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.

9.5. General timer (TIMER10/11/13/14)

9.5.1. Introduction

The general timer (TIMER10/11/13/14) consists of one 16-bit up -counter; one capture/compare register (TIMERx_CHCCx), one counter auto reload register (TIMERx_CARL) and several control registers. They can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as output compare or PWM output.


9.5.2. Main features

- 16-bit up auto-reload counter.
- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536.
- One independent channel supports functions including input capture, compare match output, and generation of PWM waveform (edge and center-aligned mode).
- Interrupt generation by update, input capture event, or output compare match event.

9.5.3. Function description

Figure below provides details on the internal configuration of the generic timer.

Figure 9-115 General timer block diagram (TIMER10/11/13/14)



Prescaler counter

The prescaler can divide the timer clock (PCLK) to the counter clock (CNT_CLK) by any factor between 1 and 65536. It is controlled through prescaler register (TIMERx_PSC) which can be changed on the fly but be taken into account at the next update event.

Figure 9-116 Counter timing diagram with prescaler division change from 1 to 2





Figure 9-117 Counter timing diagram with prescaler division change from 1 to 4



Upcounting mode

In this mode the counter counts continuously from 0 to the counter-reload value. Once the counter reaches the counter reload value, the counter restarts to count once again from 0. The update event is generated at each counter overflow.

When the update event is set by the UPG bit in the TIMEx_EVG register, the counter value will be initialized to 0 and generates an update event.

If set the UPDIS bit in TIMEx_CTLR1 register, the update event is disabled.

When an update event occurs, all the registers (autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when TIMEx_CARL=0x63.

Figure 9-118 Counter timing diagram, internal clock divided by 1




Figure 9-119 Counter timing diagram, internal clock divided by 2




Figure 9-120 Counter timing diagram, internal clock divided by 4




Figure 9-121 Counter timing diagram, internal clock divided by N




Figure 9-122 Counter timing diagram, update event when ARSE=0





Figure 9-123 Counter timing diagram, update event when ARSE=1



Downcounting mode

In this mode the counter counts continuously from the counter reload value, which is defined in the `TIMERx_CARL` register, to 0 in a count-down direction. Once the counter reaches 0, the counter restarts to count once again from the counter-reload value. If the repetition counter is set, the update event generated after the number of underflow. Else the update event is generated at each counter underflow. The counting direction bit `DIR` in the `TIMERx_CTLR1` register should be set to 1 for the down counting mode.

When the update event is set by the `UPG` bit in the `TIMERx_EVG` register, the counter value will be initialized to the counter-reload value and generates an update event.

If set the `UPDIS` bit in `TIMERx_CTLR1` register, the update event is disabled.

When an update event occurs, all the registers (repeat counter, reload register, prescaler register) are updated.

Figure 9-124 Counter timing diagram, internal clock divided by 1




Figure 9-125 Counter timing diagram, internal clock divided by 2




Figure 9-126 Counter timing diagram, internal clock divided by 4




Figure 9-127 Counter timing diagram, internal clock divided by N





Figure 9-128 Counter timing diagram, update event



Center-aligned counting mode

In the center-aligned counting mode, the counter counts up from 0 to the counter-reload value and then counts down to 0 alternatively. The Timer module generates an overflow event when the counter counts to the counter-reload value subtract 1 in the up-counting mode and generates an underflow event when the counter counts to 1 in the down-counting mode. The counting direction bit DIR in the TIMERx_CTLR1 register is read-only and indicates the counting direction when in the center-aligned mode. The counting direction is updated by hardware automatically.

Setting the UPG bit in the TIMERx_EVG register will initialize the counter value to 0 irrespective of whether the counter is counting up or down in the center-align counting mode and generates an update event.

The UPIF bit in the TIMERx_EVG register can be set to 1 when an underflow event at count-down (CAM in TIMERx_CTLR1 is "01"), an overflow event at count-up (CAM in TIMERx_CTLR1 is "10") or both of them occur (CAM in TIMERx_CTLR1 is "11").

If set the UPDIS bit in the TIMERx_CTLR1 register, the update event is disabled.

When an update event occurs, all the registers (autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when TIMERx_CARL=0x5.

Figure 9-129 Counter timing diagram, internal clock divided by 1, `TIMERx_CARL = 0x5`




Figure 9-130 Counter timing diagram, internal clock divided by 2




Figure 9-131 Counter timing diagram, internal clock divided by 4, TIMERx_CARL=0x63




Figure 9-132 Counter timing diagram, internal clock divided by N




Figure 9-133 Counter timing diagram, update event with ARSE=1(counter underflow)






Figure 9-134 Counter timing diagram, Update event with ARSE=1 (counter overflow)



Clock selection

Basic timer has the unique clock source which is controlled by RCC. Counter and prescaler are clocked by this internal clock, except UPG is asserted. UPG's assert will initial counter and prescaler counter.

Figure 9-135 Counter timing diagram in normal mode, internal clock divided by 1




Capture/compare channels

The TIMER10/11/13/14 has one independent channel which can be used as capture inputs or compare match outputs. Each channel is built around a channel capture compare register including an input stage, channel controller and an output stage.

- Input capture stage

The input stage consists of a digital filter, a channel polarity selection, edge detection and a channel prescaler. The channel input signal (Tlx) can be chosen to come from the TIMEx_CH1 signal. The channel input signal (Tlx) is sampled by a digital filter to generate a filtered input signal TlxF. Then the channel polarity and the edge detection block can generate a TlxFPx signal for the input capture function. The effective input event number can be set by the channel input prescaler register (CHxICP).

Figure 9-136 Capture/compare channel (example: input stage)




■ Channel controller

The GPTIMER has one independent channels which can be used as capture inputs or compare match outputs.

When used in the input capture mode, the counter value is captured into the `TIMERx_CHCCx` shadow register first and then transferred into the `TIMERx_CHCCx` preload register when the capture event occurs.

When used in the compare match output mode, the contents of the `TIMERx_CHCCx` preload register is copied into the associated shadow register; the counter value is then compared with the register value.

Figure 9-137 Capture/compare channel 1 main circuit



■ Output stage

The TIMER10/11/13/14 has one channel for compare match or PWM output function.

Figure 9-138 Output stage of capture/compare channel





Figure 9-139 Output compare mode, toggle on OC1



When the channel is used as a capture input, the counter value is captured into the Channel Capture/Compare Register (TIMERx_CHCCx) when an effective input signal transition occurs. Once the capture event occurs, the CHxIF flag in the TIMERx_STR register is set. If the CHxIF bit is already set, i.e., the flag has not yet been cleared by software, and another capture event on this channel occurs, the corresponding channel Over-Capture flag, named CHxOF, will be set.

The input capture mode can be also used for pulse width measurement from signals on the TIMERx_CHx pins (Tix).

Channel Output Reference Signal

When the TIMER10/11/13/14 is used in the compare match output mode, the OCxREF signal (Channel x Output Reference signal) is defined by setting the CHxOM bits. The OCxREF signal has several types of output function. These include, keeping the original level by setting the CHxOM field to 0x00, set to 1 by setting the CHxOM field to 0x01, set to 0 by setting the CHxOM field to 0x02 or signal toggle by setting the CHxOM field to 0x03 when

the counter value matches the content of the `TIMERx_CHCCx` register.

The PWM mode 1 and PWM mode 2 outputs are also another kind of `OCxREF` output which is setup by setting the `CHxOM` field to `0x06/0x07`. In these modes, the `OCxREF` signal level is changed according to the counting direction and the relationship between the counter value and the `TIMERx_CHCCx` content. With regard to a more detailed description refer to the relative bit definition.

Another special function of the `OCxREF` signal is a forced output which can be achieved by setting the `CHxOM` field to `0x04/0x05`. Here the output can be forced to an inactive/active level irrespective of the comparison condition between the counter and the `TIMERx_CHCCx` values.


The `OCxREF` signal can be forced to 0 when the `ETIF` signal is derived from the external `TIMERx_ETI` pin and when it is set to a high level by setting the `CHxOCE` bit to 1 in the `TIMERx_CHCTLR1` register. The `OCxREF` signal will not return to its active level until the next update event occurs.

Single Pulse Mode

Once the timer is set to operate in the single pulse mode, it is not necessary to set the timer enable bit `CEN` in the `TIMERx_CTLR1` register to 1 to enable the counter. The trigger to generate a pulse can be sourced from the trigger signals edge or by setting the `CEN` bit to 1 using software. Setting the `CEN` bit to 1 or a trigger from the trigger signals edge can generate a pulse and then keep the `CEN` bit at a high state until the update event occurs or the `CEN` bit is written to 0 by software. If the `CEN` bit is cleared to 0 using software, the counter will be stopped and its value held. If the `CEN` bit is automatically cleared to 0 by a hardware update event, the counter will be reinitialized.

In the Single Pulse mode, the trigger active edge which sets the `CEN` bit to 1 will enable the counter. However, there exist several clock delays to perform the comparison result between the counter value and the `TIMERx_CHCCx` value. In order to reduce the delay to a minimum value, the user can set the `CHxOEF` bit in each `TIMERx_CHCTLR1` register. After a trigger rising occurs in the single pulse mode, the `OCxREF` signal will immediately be forced to the state which the `OCxREF` signal will change to, as the compare match event occurs without taking the comparison result into account. The `CHxOEF` bit is available only when the output channel is configured to operate in the PWM1 or PWM2 output mode and the trigger source is derived from the trigger signal.

Figure 9-140 Single pulse mode



Timer debug mode

When the Cortex™-M3 halted, and the DBG_TIMERx_STOP configuration bit in MCUDBG module set to 1, the TIMERx counter stops.

9.5.4. TIMER10/11/13/14 registers

TIMER10/11/13/14 control register 1 (TIMERx_CTLR1)

Address offset: 0x00

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						CDIV[1:0]	ARSE	CAM[1:0]	DIR	SPM	UPS	UPDIS	CEN		
						rw	rw	rw	rw	rw	rw	rw	rw		

Bits	Fields	Descriptions
15:10	Reserved	Must be kept at reset value
9:8	CDIV[1:0]	<p>Clock division</p> <p>The CDIV bits can be configured by software to specify division ratio between the timer clock (PCLK) and the dead-time and sampling clock (DTS), which is used by the dead-time generators and the digital filters.</p> <p>00: $f_{DTS} = f_{PCLK}$</p>

		01: $f_{DTS} = f_{PCLK} / 2$
		10: $f_{DTS} = f_{PCLK} / 4$
		11: Reserved
7	ARSE	Auto-reload shadow enable 0: The shadow register for TIMERx_CARL register is disabled 1: The shadow register TIMERx_CARL register is enabled
6:5	CAM[1:0]	Center-aligned mode selection 00: No center-aligned mode (edge-aligned mode). The direction of the counter is specified by the DIR bit. 01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting down. 10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels, which are configured in output mode (CHxM=00 in TIMERx_CHCTLRx register), are set only when the counter is counting both up and down. After the counter is enabled, can not be switched from edge-aligned mode to center-aligned mode.
4	DIR	Direction 0: Count up 1: Count down This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.
3	SPM	Single pulse mode. 0: Counter continues after update event. 1: The CEN is cleared by hardware and the counter stops at next update event.
2	UPS	Update source This bit is used to select the update event sources by software. 0: When enabled, any of the following events generate an update interrupt: <ul style="list-style-type: none"> - The UPG bit is set - The counter generates an overflow or underflow event - The slave mode controller generates an update event. 1: When enabled, only counter overflow/underflow generates an update interrupt.
1	UPDIS	Update disable. This bit is used to enable or disable the update event generation. 0: update event enable. The update event is generate and the buffered registers are loaded with their preloaded values when one of the following events occurs: <ul style="list-style-type: none"> - The UPG bit is set

- The counter generates an overflow or underflow event
- The slave mode controller generates an update event.

1: update event disable. The buffered registers keep their value, while the counter and the prescaler are reinitialized if the UPG bit is set or if the slave mode controller generates a hardware reset event.

0 CEN

Counter enable

0: counter disable


1: counter enable

The CEN bit must be set by software when timer works in external clock, pause mode and encoder mode. While in trigger mode, the hardware can set the CEN bit automatically.

TIMER10/11/13/14 control register 2 (TIMERx_CTLR2)

Address offset: 0x04

Reset value: 0x0000



Bits	Fields	Descriptions
15:7	Reserved	Must be kept at reset value
6:4	MMC[2:0]	<p>Master mode control</p> <p>These bits control the selection of TRGO signal, which is sent in master mode to slave timers for synchronization function.</p> <p>000: Reset. When the UPG bit in the TIMERx_EVG register is set or a reset is generated by the slave mode controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed compared to the actual reset.</p> <p>001: Enable. This mode is useful to start several timers at the same time or to control a window in which a slave timer is enabled. In this mode the master mode controller selects the counter enable signal TIMERx_EN as TRGO. The counter enable signal is set when CEN control bit is set or the trigger input in pause mode is high. There is a delay between the trigger input in pause mode and the TRGO output, except if the master-slave mode is selected.</p> <p>010: Update. In this mode the master mode controller selects the update event as TRGO.</p> <p>011: Capture/ compare pulse. In this mode the master mode controller generates a TRGO pulse when a capture or a compare match occurred.</p> <p>100: Compare. In this mode the master mode controller selects the OC1REF signal is used as TRGO</p> <p>101: Compare. In this mode the master mode controller selects the OC2REF signal is used as TRGO</p>

110: Compare. In this mode the master mode controller selects the OC3REF signal is used as TRGO


111: Compare. In this mode the master mode controller selects the OC4REF signal is used as TRGO

3:0 Reserved Must be kept at reset value.

TIMER10/11/13/14 DMA and interrupt status register (TIMERx_STR)

Address offset: 0x10

Reset value: 0x0000



Bits	Fields	Descriptions
15:10	Reserved	Must be kept at reset value.
9	CH1OF	Channel 1 overcapture flag When channel 1 is configured in input mode, this flag is set by hardware when a capture event occurs while CH1IF flag has already been set. This flag is cleared by software. 0: No overcapture interrupt occurred 1: Overcapture interrupt occurred
8:2	Reserved	Must be kept at reset value.
1	CH1IF	Channel 1 interrupt flag This flag is set by hardware and cleared by software. When channel 1 is in input mode, this flag is set when a capture event occurs. When channel 1 is in output mode, this flag is set when a compare event occurs. 0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred
0	UPIF	Update interrupt flag This bit is set by hardware on an update event and cleared by software. 0: No update interrupt occurred 1: Update interrupt occurred

TIMER10/11/13/14 event generation register (TIMERx_EVG)

Address offset: 0x14

Reset value: 0x0000



Reserved	CH1G	UPG
	w	w

Bits	Fields	Descriptions
15:2	Reserved	Must be kept at reset value.
1	CH1G	<p>Channel 1 capture or compare event generation</p> <p>This bit is set by software in order to generate a capture or compare event in channel 1, it is automatically cleared by hardware. When this bit is set, the CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. In addition, if channel 1 is configured in input mode, the current value of the counter is captured in TIMERx_CHCC1 register, and the CH1OF flag is set if the CH1IF flag was already high.</p> <p>0: No generate a channel 1 capture or compare event 1: Generate a channel 1 capture or compare event</p>
0	UPG	<p>This bit can be set by software, and cleared by hardware automatically. When this bit is set, the counter is cleared if the center-aligned or upcounting mode is selected, else (downcounting)it takes the auto-reload value. The prescaler counter is cleared at the same time.</p> <p>0: No generate an update event 1: Generate an update event</p>

TIMER10/11/13/14 channel control register 1 (TIMERx_CHCTLR1)

Address offset: 0x18

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Reserved								Res	CH1OM[2:0]	CH1OSE	CH1 OFE	CH1M[1:0]					
								CH1ICF[3:0]			CH1ICP[1:0]						
								rw			rw			rw			

Output compare mode:

Bits	Fields	Descriptions
15:7	Reserved	Must be kept at reset value.
6:4	CH1OM[2:0]	<p>Channel 1 output compare mode</p> <p>This bit-field specifies the behavior of the output reference signal OC1REF which drives OC1 and OC1N. OC1REF is active high, while OC1 and OC1N active level depends on CH1P and CH1NP bits.</p> <p>000: Frozen. The OC1REF signal keep stable, independent of the comparison between the output compare register TIMERx_CHCC1 and the counter.</p> <p>001: Set high on match. OC1REF signal is forced high when the counter matches the output compare register TIMERx_CHCC1.</p>

		010: Set low on match. OC1REF signal is forced low when the counter matches the c output compare register TIMERx_CHCC1.
		011: Toggle on match. OC1REF toggles when the counter matches the c output compare register TIMERx_CHCC1.
		100: Force low. OC1REF is forced low level.
		101: Force high. OC1REF is forced high level.
		110: PWM mode 1. When counting up, OC1REF is high as long as the counter is smaller than TIMERx_CHCC1 else low. When counting down, OC1REF is low as long as the counter is larger than TIMERx_CHCC1 else high.
		111: PWM mode 2. When counting up, OC1REF is low as long as the counter is smaller than TIMERx_CHCC1 else high. When counting down, OC1REF is high as long as the counter is larger than TIMERx_CHCC1 else low.
		When configured in PWM mode, the OCREF level changes only when the output compare mode switches from “frozen” mode to “PWM” mode or when the result of the comparison changes.
3	CH1OSE	<p>Channel 1 output compare shadow enable</p> <p>When this bit is set, the shadow register of TIMERx_CHCC1 register, which updates at each update event will be enabled.</p> <p>0: Channel 1 output compare shadow disable 1: Channel 1 output compare shadow enable</p> <p>The PWM mode can be used without validating the shadow register only in one pulse mode (OPM bit set in TIMERx_CTLR1 register is set).</p>
2	CH1OFE	<p>Channel 1 output compare fast enable</p> <p>When this bit is set, the effect of an event on the trigger in input on the CC output will be accelerated if the channel is configured in PWM1 or PWM2 mode. The output channel will treat an active edge on the trigger input as a compare match, and OC is set to the compare level independently from the result of the comparison.</p> <p>0: Channel 1 output compare fast disable. The minimum delay from an edge on the trigger input to activate CC1 output is 5 clock cycles. 1: Channel 1 output compare fast enable. The minimum delay from an edge on the trigger input to activate CC1 output is 3 clock cycles.</p>
1:0	CH1M[1:0]	<p>Channel 1 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH1E bit in TIMERx_CHE register is reset).</p> <p>00: channel 1 is configured as output 01: channel 1 is configured as input, IC1 is mapped on T11 10: channel 1 is configured as input, IC1 is mapped on T12 11: channel 1 is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMER_SMC register.</p>

Input capture mode

Bits	Fields	Descriptions
------	--------	--------------

15:8	Reserved	Must be kept at reset value
7:4	CH1ICF[3:0]	<p>Channel 1 input capture filter control</p> <p>An event counter is used in the digital filter, in which a transition on the output occurs after N input events. This bit-field specifies the frequency used to sample T11 input signal and the length of the digital filter applied to T11.</p> <p>0000: Filter disable, $f_{SAMP} = f_{DTS}$, N=1</p> <p>0001: $f_{SAMP} = f_{PCLK}$, N=2</p> <p>0010: $f_{SAMP} = f_{PCLK}$, N=4</p> <p>0011: $f_{SAMP} = f_{PCLK}$, N=8</p> <p>0100: $f_{SAMP} = f_{DTS}/2$, N=6</p> <p>0101: $f_{SAMP} = f_{DTS}/2$, N=8</p> <p>0110: $f_{SAMP} = f_{DTS}/4$, N=6</p> <p>0111: $f_{SAMP} = f_{DTS}/4$, N=8</p> <p>1000: $f_{SAMP} = f_{DTS}/8$, N=6</p> <p>1001: $f_{SAMP} = f_{DTS}/8$, N=8</p> <p>1010: $f_{SAMP} = f_{DTS}/16$, N=5</p> <p>1011: $f_{SAMP} = f_{DTS}/16$, N=6</p> <p>1100: $f_{SAMP} = f_{DTS}/16$, N=8</p> <p>1101: $f_{SAMP} = f_{DTS}/32$, N=5</p> <p>1110: $f_{SAMP} = f_{DTS}/32$, N=6</p> <p>1111: $f_{SAMP} = f_{DTS}/32$, N=8</p>
3:2	CH1ICP[1:0]	<p>Channel 1 input capture prescaler</p> <p>This bit-field specifies the ratio of the prescaler on channel 1 input. The prescaler is reset when CH1E bit in TIMEx_CHE register is reset.</p> <p>00: prescaler disable, capture is done on each channel input edge</p> <p>01: capture is done every 2 channel input edges</p> <p>10: capture is done every 4 channel input edges</p> <p>11: capture is done every 8 channel input edges</p>
1:0	CH1M[1:0]	<p>Channel 1 mode selection</p> <p>This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is OFF (CH1E bit in TIMEx_CHE register is reset).</p> <p>00: channel 1 is configured as output</p> <p>01: channel 1 is configured as input, IC1 is mapped on T11</p> <p>10: channel 1 is configured as input, IC1 is mapped on T12</p> <p>11: channel 1 is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TRGS bits in TIMEx_SMC register.</p>

TIMER10/11/13/14 channel enable register (TIMEx_CHE)

Address offset: 0x20

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved												CH1NP	Reserved	CH1P	CH1E
												rw		rw	rw

Bits	Fields	Descriptions
15:4	Reserved	Must be kept at reset value.
3	CH1NP	Channel 1 polarity Channel 1 configured as output CC1NP need to be set to 0. Channel 1 configured as input In conjunction with CH1P, this bit is used to define the polarity of IC1.
2	Reserved	Must be kept at reset value.
1	CH1P	Channel 1 polarity When channel 1 is configured in output mode, this bit specifies the output signal polarity. 0: Channel 1 active high. 1: Channel 1 active low. When channel 1 is configured in input mode, this bit specifies the IC1 signal polarity. [CH1NP, CH1P] will selete the active trigger or capture polarity for TI1FP1 or TI2FP2. [CH1NP==0, CH1P==0]: TlxFP1's rising edge is the active signal for capture or trigger operation in slave mode. And TlxFP1 will not be inverted. [CH1NP==0, CH1P==1]: TlxFP1's falling edge is the active signal for capture or trigger operation in slave mode. And TlxFP1 will be inverted. [CH1NP==1, CH1P==0]: Reserved. [CH1NP==1, CH1P==1]: TlxFP1's falling and rising edge are both the active signal for capture or trigger operation in slave mode. And TlxFP1 will be not inverted.
0	CH1E	Channel 1 enable When channel 1 is configured in input mode, setting this bit enables OC1 signal in active state. When channel 1 is configured in output mode, setting this bit enables the capture event in channel1. 0: Channel 1 disabled. 1: Channel 1 enabled.

TIMER10/11/13/14 counter register (TIMERx_CNT)

Address offset: 0x24

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNT[15:0]															


rw

Bits	Fields	Descriptions
15:0	CNT[15:0]	This bit-field indicates the current counter value. Writing to this bit-field can change the value of the counter.

TIMER10/11/13/14 prescaler register (TIMERx_PSC)

Address offset: 0x28

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	PSC[15:0]	Prescaler value of the counter clock The PSC clock is divided by (PSC+1) to generate the counter clock. The value of this bit-field will be loaded to the corresponding shadow register at every update event.

TIMER10/11/13/14 counter auto reload register (TIMERx_CARL)

Address offset: 0x2C

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CARL[15:0]	Counter auto reload value This bit-field specifies the auto reload value of the counter.

TIMER10/11/13/14 channel 1 capture compare register (TIMERx_CHCC1)

Address offset: 0x34

Reset value: 0x0000



Bits	Fields	Descriptions
------	--------	--------------

15:0	CHCC1[15:0]	Capture or compare value of channel1 When channel1 is configured in input mode, this bit-filed indicates the counter value corresponding to the last capture event. And this bit-filed is read-only. When channel1 is configured in output mode, this bit-filed contains value to be compared to the counter. When the corresponding shadow register is enabled, the shadow register updates every update event.
------	-------------	--

10. Ethernet (ETH)

10.1. Introduction

This section applies only to GD32F20x connectivity line devices.

The Ethernet peripheral of GD32F20x contains the 10/100Mbps Ethernet MAC(media access controller), designed to provide optimized performance through the use of DMA hardware acceleration, support two standard communication interface with the physical layer (PHY): MII(media independent interface) and RMII(reduced media independent interface) to transmit and receive data.

10.2. Main features

MAC

- Support 10/100 Mbit/s data transfer rates.
- Support CSMA/CD Protocol for half-duplex Back-pressure operation.
- Support IEEE 802.3x flow control for full-duplex operation, Automatic transmission of pause frame on deassertion of flow control input.
- Option for automatic pad/CRC generation in transmit operation.
- Option for automatic pad/CRC stripping in receive operation.
- Option for frame length to support Standard frames with sizes up to 16 KB.
- Option for interframe gap (40-96 bit times in steps of 8).
- Support different receiving filter mode.
- Support IEEE 802.1Q VLAN tag detection for reception frames.
- Support mandatory network statistics with RMON/MIB counters (RFC2819/RFC2665).
- Support Detection of LAN wakeup frames and AMD Magic Packet frames.
- Support Receive feature for checksum off-load for received IPv4 and TCP packets encapsulated by the Ethernet frame.
- Support Enhanced receive feature for checking IPv4 header checksum and TCP, UDP, or ICMP checksum encapsulated in IPv4 or IPv6 datagrams.
- Support Ethernet frame time stamping as described in IEEE 1588-2002. 64 bit time stamps are given in each frame's transmit or receive status.
- Two independent FIFO of byte 2K for transmitting and receiving.
- Support statistics by generating pulses for frames dropped or corrupted (due to overflow) in the Receive FIFO.
- Automatic generation of PAUSE frame control or back pressure signal to the MAC core based on Receive FIFO-fill (threshold configurable) level.
- Discard frames on late collision, excessive collisions, excessive deferral and underrun conditions.
- Calculate and insert IPv4 header checksum and TCP, UDP, or ICMP checksum in

frames transmitted in Store-and-Forward mode.

DMA

- Support ring or chain descriptor chaining.
- Each descriptor can transfer up to 8 KB of data.
- Round-robin or fixed-priority arbitration between reception and transmission controller priority.


PTP

- Support IEEE1588 time synchronization function.
- Support two correction methods: Coarse or fine.
- Pulse per second output.

10.2.1. Block Diagram

The Ethernet module is composed of a MAC (media access controller) module, MII/RMII module and a DMA module by descriptor control.

Figure 10-1 ETH module block diagram



The MAC module is connected to the external PHY by MII or RMII through one selection bit (refer to AFIO_PCFR1 register). The SMI interface (MDIO and MDC), is used to configure and manage external PHY.

Transmitting data module includes:

- Tx DMA controller, used to read descriptors and data from memory and writes status to memory.
- Tx FIFO, used to cache for MAC transmission data.
- The MAC transmission control register group, used to control frame transmit.

Receiving data module includes:

- Rx DMA controller, used to read descriptors from memory and writes data and status to memory.
- MAC receive control register group, used to control frame receive and marked the receiving state.
- The receiving filter, can use a variety of filtering mode, filter out specific Ethernet frame
- Rx FIFO, delay a received frame to achieve, thus filter can filter out specific frames, and then receives the frame into the memory.

Note: The AHB clock frequency must be at least 25 MHz when the Ethernet is used.


10.2.2. MAC 802.3 Ethernet Packet

Data communication of MAC can use two frame format:

- Basic MAC frame format.
- Tagged MAC frame format (extension of the basic MAC frame format).

Figure 10-2 describes the structure of the frame (basic and Tagged) that includes the following fields:

Figure 10-2 MAC/Tagged MAC frame format



Note: The Ethernet controller transmits bytes least significant bit (lsb) first except FCS

10.2.3. Ethernet pins

Table shows the MAC module that pin is used default and remapping functions and specific configuration in MII/RMII mode.

Table 10-1 Ethernet pin configuration

MAC signals	Pin	Pin configuration	MII default	MII remap	RMII default	RMII remap
ETH_MDC	PC1	AF output push-pull highspeed (50 MHz)	MDC		MDC	
ETH_MII_TXD2	PC2	AF output push-pull highspeed (50 MHz)	TXD2			
ETH_MII_TX_CLK	PC3	Floating input (reset state)	TX_CLK			
ETH_MII_CRS	PA0	Floating input (reset state)	CRS			
ETH_RX_CLK	PA1	Floating input	RX_CLK		REF_CL	

ETH_RMII_REF_CLK		(reset state)			K	
ETH_MDIO	PA2	AF output push-pull highspeed (50 MHz)	MDIO		MDIO	
ETH_MII_COL	PA3	Floating input (reset state)	COL			
ETH_MII_RX_DV ETH_RMII_CRSDV	PA7	Floating input (reset state)	RX_DV		CRS_DV	
ETH_MII_RXD0 ETH_RMII_RXD0	PC4	Floating input (reset state)	RXD0		RXD0	
ETH_MII_RXD1 ETH_RMII_RXD1	PC5	Floating input (reset state)	RXD1		RXD1	
ETH_MII_RXD2	PB0	Floating input (reset state)	RXD2			
ETH_MII_RXD3	PB1	Floating input (reset state)	RXD3			
ETH_PPS_OUT	PB5	AF output push-pull highspeed (50 MHz)	PPS_OUT		PPS_OUT	
ETH_MII_TXD3	PB8	AF output push-pull highspeed (50 MHz)	TXD3			
ETH_MII_RX_ER	PB10	Floating input (reset state)	RX_ER			
ETH_MII_TX_EN ETH_RMII_TX_EN	PB11	AF output push-pull highspeed (50 MHz)	TX_EN		TX_EN	
ETH_MII_TXD0 ETH_RMII_TXD0	PB12	AF output push-pull highspeed (50 MHz)	TXD0		TXD0	
ETH_MII_TXD1 ETH_RMII_TXD1	PB13	AF output push-pull highspeed (50 MHz)	TXD1		TXD1	
ETH_RMII_CRSDV	PD8	Floating input (reset state)		RX_DV		CRS_D V
ETH_MII_RXD0 ETH_RMII_RXD0	PD9	Floating input (reset state)		RXD0		RXD0
ETH_MII_RXD1 ETH_RMII_RXD1	PD10	Floating input (reset state)		RXD1		RXD1
ETH_MII_RXD2	PD11	Floating input (reset state)		RXD2		
ETH_MII_RXD3	PD12	Floating input (reset state)		RXD3		

10.3. Function description

10.3.1. Interface configuration

The Ethernet block can transmit and receive Ethernet packets from an off-chip Ethernet PHY connected through the MII/RMII interface. MII or RMII mode is selected by software and carry on the PHY management through the SMI interface.

MII/RMII selection

The application has to set the MII/RMII mode through configuration of the AFIO_PCFR1 register 23 bits MII_RMII_SEL while the Ethernet controller is under reset or before enabling the clocks. The MII mode is set by default.

Station management interface: SMI

Station management interface (SMI) through two wire: clock line(MDC) and data line(MDIO) for communication with the external PHY, it can access to the any PHY register. The interface supports accessing up to 32 PHYs, but only one register in one PHY can be addressed at the same time.

Two wires: MDC and MDIO Specific functions as follows:

- MDC: a clock of maximum frequency is 2.5 MHz. The pin remains low level in the idle state. The minimum high and low times for MDC must be 160 ns each, and the minimum period for MDC must be 400 ns in data transmission.
- MDIO: Used to transfer data in conjunction with the MDC clock line, receiving / sending data.

SMI write operation

Applications need to write transmission data to the ETH_MAC_PHYDR register and operate the ETH_MAC_PHYAR register as follows: Set the PHY device address and register address will operate, PW is set to 1, so that can enable write mode. After that set PB bit start transmission. In the process of transaction PB is always high until the transfer is complete SMI interface will clear it. The application can determine whether a transaction complete through PB bit. When PB is 1, the application should not change the PHY Address register contents or the PHY Data register. Write operations to the PHY Address register or the PHY Data Register during this period are ignored (the PB bit is high), and the transaction is completed without any error.

SMI read operation

Applications need to operate the ETH_MAC_PHYAR register as follows: Set the PHY device address and register address will operate, PW is set to 0, so that can enable read mode. After that set PB bit start reception. In the process of transaction PB is always high until the

transfer is complete SMI interface will clear it. The application can determine whether a transaction complete through PB bit. When PB is 1, the application should not change the PHY Address register contents or the PHY Data register. Write operations to the PHY Address register or the PHY Data Register during this period (the PB bit is high) are ignored, and the transaction is completed without any error.

Note: Because the PHY register address 16-31 register functions define by each manufacturer, access different PHY devices's this part registers should accord to the manufacturer manual to adjust the parameters of software. Details of Catalog that GD32F20x firmware library currently supports the PHY device can refer to firmware library related instructions.

SMI clock selection

The SMI clock is a divided clock whose source is the application clock (AHB clock). In order to guarantee the clock frequency is less than 2.5MHZ, according to the AHB clock frequency set the PHY address register related bit, select the appropriate frequency division factor. The following table lists the frequency factor corresponding AHB clock selection.


Table 10-2 Clock range

AHB clock	MDC clock	Selection
Reserved	—	0100, 0101, 0110, 0111
20~35MHz	AHB clock/16	0011
35~60MHz	AHB clock/26	0010
90~108 MHz	AHB clock/64	0001
60~90MHz	AHB clock/42	0000

Media-independent interface: MII

The media-independent interface (MII) defines the interconnection between the MAC sublayer and the PHY for data transfer at 10 Mbit/s and 100 Mbit/s.

Figure 10-3 Media independent interface signals



- MII_TX_CLK: clock signal for transmitting data. For the data transmission of 10M /s, the clock is 2.5MHz, for the data transmission of 100M /s, the clock is 25MHz.
- MII_RX_CLK: clock signal for receiving data. For the data transmission of 10M /s, the clock is 2.5MHz, for the data transmission of 100M /s, the clock is 25MHz.
- MII_TX_EN: Transmission enable signal. It must be asserted synchronously with the first bit of the preamble and must remain asserted while all bits to be transmitted are presented to the MII.
- MII_TXD [3:0]: Transmit data line, each 4 bit data transfer, data are valid in the MII_TX_EN signal is effective. MII_TXD [0] is the least significant bit, MII_TXD[3] is the most significant bit. While MII_TX_EN is deasserted the transmit data must have no effect upon the PHY.
- MII_CRD: Carrier sense signal, only working in half duplex mode. Controlled by the PHY, enable it when either the transmit or receive medium is non idle. The PHY must ensure that the MII_CRD signal remains asserted throughout the duration of a collision condition. This signal is not required to transition synchronously with respect to the TX and RX clocks.
- MII_COL: collision detection signal, only working in half duplex mode. Controlled by the PHY, enable it when detection of a collision on the medium and must remain asserted while the collision condition persists. This signal is not required to transition synchronously with respect to the TX and RX clocks.
- MII_RXD[3:0]: Receive data line, each 4 bit data transfer, data are valid in the MII_RX_DV signal is effective. MII_RXD[0] is the least significant bit, MII_RXD[3] is the most significant bit. While MII_RX_EN is deasserted and MII_RX_ER is asserted, a specific MII_RXD[3:0] value is used to indicate specific information (see Table 10-3).
- MII_RX_DV: Receive data enable signal. Controlled by the PHY, enable it when PHY is presenting on the MII for reception. It must be asserted synchronously with the first bit of the frame and must remain asserted while all bits to be transmitted are presented to the MII. It must be deasserted prior to the first clock cycle that follows the final bit. In order to receive the frame correctly, the effective signal starting no later than the SFD field.
- MII_RX_ER: Receive error signal.It must be asserted for one or more clock periods to indicate MAC detected an error in the receiving process. The specific error reason need to cooperate with the state of the MII_RX_DV and the MII_RXD[3:0] data value(see Table 10-3).

Table 10-3 RX interface signal encoding

MII_RX_ERR	MII_RX_DV	MII_RXD[3:0]	Description
0	0	0000 to 1111	Normal inter-frame
1	0	0000	Normal inter-frame
1	0	0001 to 1101	Reserved
1	0	1110	False carrier indication
1	0	1111	Reserved
0	1	0000 to 1111	Normal inter-frame

1	1	0000 to 1111	Data reception with errors
---	---	--------------	----------------------------

MII clock sources

To generate both TX_CLK and RX_CLK clock signals. The external PHY must be clocked with an external 25 MHz. The clock does not require the same with MAC clock. Can use the external 25MHz crystal or GD32F20x microcontroller MCO pin provides the clock. When the clock source from MCO pins need to configure the appropriate PLL, ensure the MCO pin output clock for 25MHZ.


Reduced media-independent interface: RMII

The reduced media-independent interface (RMII) specification reduces the pin count when ethernet communication. According to the IEEE 802.3 standard, an MII contains 16 pins for data and control. The RMII specification is dedicated to reduce the pin count to 7 pins

The RMII block has the following characteristics:

- The clock signal needs to be increased to 50MHz.
- MAC and external PHY need to use the same clock source
- Using the 2-bit wide data transceiver

Figure 10-4 Reduced media-independent interface signals



MII/RMII bit transmission order

Each bit from the MII is transmitted on the RMII a dibit at a time with the order of dibit transmission. as follows: The first transmit / receive low 2 bits, then transmit / receive high 2 bits.

RMII clock sources

To ensure the synchronization of the clock source by the same clock source to the MAC and Ethernet PHY REF_CLK pins. Can use the external 50MHz crystal or GD32F20x microcontroller MCO pin provides the clock. When the clock source from MCO pins need to

configure the appropriate PLL, ensure the MCO pin output clock for 50MHZ.

10.3.2. MAC

MAC module can achieve the following functions:

Data package (transmission and reception)

- Frame assembly (frame boundary delimitation and frame synchronization).
- Addressing (management source address and destination address).
- Error detection.

Medium access management (in half duplex mode)

- Medium allocation (prevent conflicts).
- Conflict resolution (dealing with conflict).

The MAC module can work in two modes:

- Half duplex mode: get the physical medium access using the CSMA/CD algorithm.
- Full duplex mode: when the following conditions, simultaneous transmission and reception without dealing with conflict (no CSMA/CD):

Physical media support to transmission and reception operations at the same time.

Only two sites access to the LAN, such as star network (now the majority of local area network using this structure).

Transmission process of MAC

The Ethernet special DMA and MAC control all transaction. Ethernet frames read from the system memory are pushed into the FIFO by the DMA After receiving the instruction application to sent, then according to the selected mode (threshold or store-and-forward mode, the specific definition see the next paragraph) pop data into MAC by the MII/RMII interface to send to the extern PHY, and can configure automatically hardware calculated CRC are added to the FCS domain of ethernet frame. The entire transmission process complete when the MAC controller received frame termination signal from transmit FIFO and ignore after non frame of initial data, until the receipt of the next frame start signal. When transmission completed, the transmission state information will be composed of MAC controller to return to the DMA controller, the application can through the DMA current transmit descriptor query it.

Operation for popping data from FIFO to the MAC controller has two modes:

- In Threshold mode, as soon as the number of bytes in the FIFO crosses the configured threshold level (or when the end-of-frame is written before the threshold is crossed), the data is ready to be popped out and forwarded to the MAC controller. The threshold level

is configured using the TTHC bits of ETH_DMA_CTLR.

- In Store-and-forward mode, only after a integrated frame is stored in the FIFO, the frame is popped towards the MAC controller. If the transmit FIFO size is smaller than the Ethernet frame to be transmitted, then the frame is popped towards the MAC controller when the transmit FIFO becomes almost full.

Handle special cases

In the transmission process due to the DMA idle transmit descriptor not enough or misuse of FTF bit in ETH_DMA_CTLR register (when this bit sets clear data in the FIFO and reset the FIFO pointer, this bit reset by hardware when empty operation is completed), fails to timely transmit data, MAC controller will identify the data underflow state. To receive only a frame start signal but did not receive the end of frame signals, MAC will ignore the start of frame in second frame data, second frame as a continuation of the previous frame.

if the data field length in transmission MAC frame is less than 46 or Tagged MAC frame is less than 42, can configure the MAC controller automatically add a bunch of content for the 0 data, make the data frame length in accordance with the relevant domain of definition of IEEE802.3 specification. At the same time, ignoring whether the configuration of the MAC controller will automatically add CRC, CRC value is filled into the FCS domain of the frame.

CRC calculation contains in addition to all the data domain outside the preamble, SFD and FCS domain. The encoding is defined by the following polynomial.

$$G(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$$

- The ethernet frame of the CRC value is calculated as follows:
- The first two bits of the frame are complemented.
- The n-bits of the frame are the coefficients of a polynomial $M(x)$ of degree $(n-1)$. The first bit of the destination address corresponds to the x^{n-1} term and the last bit of the data field corresponds to the x^0 term.
- $M(x)$ is multiplied by x^{32} and divided by $G(x)$, producing a remainder $R(x)$ of degree ≤ 31 .
- The coefficients of $R(x)$ are considered as a 32-bit sequence.
- The bit sequence is complemented and the result is the CRC.
- The 32-bits of the CRC value are placed in the frame check sequence. The x^{32} term is the first transmitted, the x^0 term is the last one.

Transmission management of MAC

Jabber timer

If the jabber timer is enabled, disconnect the communication when ethernet frames transmit more than 2048 bytes (the default).

Operate on second frame in buffer

Because the DMA controller needs to wait for MAC controller update state information after complete transmission, to allow the application configuration and transmit the second frame, there can be at the most two frames inside a transmit FIFO. DMA can read the second frame data in memory before the first frame transmission is completed, only if the OSF bit of ETH_DMA_CTLR register is set, and put them into the FIFO, without waiting for the descriptor of first frame state update. If this bit is not set, DMA must push second frame to the FIFO after waiting for the DMA controller updates the transmission state information and releases the descriptor.

Retransmission during collision

If a collision event occurs on the MAC line interface in Half-duplex mode, the MAC attempts to retransmit. Because FIFO will release 96 bytes data space after pop these data for MAC transmitting and allowing the DMA to push new data into there. This means that frame can't retransmit if it transmits data number exceeds the threshold (96 bytes) or MAC controller indicates a late collision event.

Transmit FIFO flush operation

Application can clear Tx FIFO and reset the FIFO data pointer through FTF bit (bit 20) of ETH_DMA_CTLR register set. The Flush operation is immediate even if the Tx FIFO is in the middle of transferring a frame to the MAC controller. This results in an underflow event in the MAC transmitter, and the frame transmission is aborted. At the same time return state information of frame and transmit status words are transferred to the application for the number of frames that is flushed (including partial frames). The status of such a frame is marked with both underflow and frame flush events (TDES0 bits 1 and 13). The Flush operation is completed when the application (DMA) has accepted all of the Status words for the frames that were flushed. The FTF bit of ETH_DMA_CTLR register is then cleared. All data presented for transmission after a Flush operation are discarded unless they start with an SOF marker.

Transmit status word

MAC controller will return the transmit state information to application after frame is transmitted complete. These informations are reflected in the TDES0 [23:0]. If IEEE 1588 time stamping is enabled, a specific frames' 64-bit time stamp is returned.

Transmit flow control

The MAC controller manages transmission frame through back pressure (in half duplex mode), flow control (in full duplex mode) and the inter-frame.

■ Half duplex mode of back pressure

MAC controller transmit/receive used in half duplex mode, if a conflict occurs at any time frame transmission, MAC controller can be generated by back pressure to halt the receive

data. The method is by setting the ETH_MAC_FCTLR register FLCBBKPA bit (bit 0) to enable transmit flow control, sending a 32 bit jam signal 0x5555 5555, notify conflict to all other sites in net. In particular, if there is a conflict in the frame head transmission process (preamble period), MAC controller can send jam signal after preamble and SFD domain send complete. If the application presents a transmit frame request in back pressure period, controller will terminate back pressure immediately and arrange to transmission, restore back pressure when transmit complete. It should be noted that, if the back pressure for a period of time (more than 16 consecutive clashes occur) the remote site will give up the transmission due to too many conflicts. If IEEE 1588 time stamping is enabled for the transmit frame, then MAC controller add system time when transferring SFD domain to the MII bus.

■ Full-duplex mode of transmit flow control

The MAC controller uses "pause frame" for flow control in full duplex mode. Receiver can send a command to the sender for suspending transmission, such as when the receive buffer will overflow. If the application sets transmit flow control bit (TFCEN bit of ETH_MAC_FCTLR register), MAC generate and transmit Pause frame when needed in full duplex mode. Pause frames with the calculated CRC value and specific pause time, pause frames on the specific format refer to the relevant sections of IEEE 802.3 protocol. There are two ways to start transmit Pause frames when transmission flow control is enabled: 1, FLCBBKPA bit of ETH_MAC_FCTLR register is set by application. 2, Unprocessed data in the Rx FIFO reaches the threshold value of active flow control (RFA bits in ETH_MAC_FCTHR).

In the first case the value of pause time in the Pause frame is configured in the ETH_MAC_FCTLR register. If application wants to extend the pause time, or suspend the pause of last Pause frame indicating, needs to reconfigure pause time value of register (PTM domain in ETH_MAC_FCTLR register), and requests to transmit a new Pause frame.

In the second case, the value of pause time in the Pause frame is configured in the ETH_MAC_FCTLR register. If receiving FIFO is still higher than the threshold value of active flow control (RFA domain in ETH_MAC_FCTHR) when the pause time configured limit (PLTS domain in ETH_MAC_FCTLR register) reached, MAC will transmit a Pause frame. This process is repeated until the unprocessed data in the Rx FIFO less than the threshold value of deactive flow control (RFD bits in ETH_MAC_FCTHR). When the data in the receive FIFO is below the threshold value of deactive flow control (RFD bits in ETH_MAC_FCTHR) and the pause time has not yet arrived, MAC will transmit a pause frame that pause time value is 0, indicate to the remote end that the FIFO is ready to receive new data.

Transmit inter frame gap management

MAC controller manages the interval between two frames. In the gap between the transmission frame MAC will remain idle for a certain time that determined by the IG bit in the ETH_MAC_CFR register. In full duplex mode, MAC will begin transmitting frames after reaching the inter frame gap time configured. In half duplex mode, MAC follows the truncated binary exponential backoff algorithm. The MAC enables transmission after satisfying the inter

frame gap and backoff delays. Once the MII carrier signal is inactive, inter frame gap counter of MAC immediately began to work. At the same time, if the inter frame gap time configured as 96 bit time, the MAC resets the inter frame gap counter if it detects carrier during the first 2/3(64-bit times) of the frame interval time.

Transmit checksum offload

The MAC controller has a feature that transmit checksum offload, supports checksum calculation and insertion it in the transmit frame, and error detection in the receive frame. This section describes the operation of the transmit checksum offload.

Note: This function is enabled Only the TSFD bit in the ETH_DMA_CTLR register is set (Tx FIFO is configured to store-and-forward mode) and must ensure the FIFO deep enough to accommodate the integrate frame will be sent. If the depth is less than the frame length, only calculation and insertion IPv4 header checksum field.

See IETF specifications RFC 791, RFC 793, RFC 768, RFC 792, RFC 2460 and RFC 4443 for IPv4, TCP, UDP, ICMP, IPv6 and ICMPv6 packet header specifications, respectively.

■ IP header checksum

If the value is 0x0800 in Type field of Ethernet frame and the value is 0x4 in the IP datagram's Version field, checksum offload module marks the frame as IPV4 package and calculated value replace the checksum field in frame. The IPv6 header does not contain a checksum field, so the module will not change the value of the checksum IPv6 header. Checksum offload module also can check the correctness of the IP header and data in the receive FIFO. IP data error flags TDES0 (bit 12) and the IP header error flag TDES0 (bit 16) in the DMA transmit descriptor indicate the results of the calibration and operation.

Error status bit TDES0 (bit 12) is set by hardware under the following circumstances:

- In store-and-forward mode, the frame is transmitted to MAC controller before not complete push to the FIFO.
- The total frame length is less than the length of the data field marked in IP header.

Note: If the packet length is greater than the marked length, checksum module does not report errors, the excess data will be discarded as padding bytes. When the first type of error is detected, the value of the checksum does not insert a TCP, UDP or ICMP header. When the second type of error is detected, checksum calculation results will still insert the appropriate header fields.

Error status bit TDES0 (bit 16) is set by hardware under the following circumstances:

- For the IPv4 package, received the Ethernet type field value of 0x0800, but the IP datagram's Version field value is not equal to 0x4. For IPv6 package, received Ethernet type field is 0x86DD, but the IP datagram's Version field value is not equal to 0x6 version.
- IPv4 header length field value is less than the total length of the IP header (20 bytes).
- The total length of the frame header is less than the value of the IPv4 header length field

- The frame ends before the IPv6 header (40 bytes) or extension header (as given in the corresponding Header Length field in an extension header) has been completely received.

■ TCP/UDP/ICMP checksum

The checksum offload module processes the IPv4 or IPv6 header (including extension headers) and determines the type of frame(TCP,UDP or ICMP).

Note: Incomplete IP frames (IPv4 or IPv6), IP frames with security features (such as an authentication header or encapsulated security payload), and IPv6 frames with routing headers are bypassed and not processed by the checksum.

The checksum offload module calculates the TCP, UDP, or ICMP payload and insert into its corresponding field in the header. It has two modes as follows:

- In the first mode, the TCP, UDP, or ICMPv6 pseudo-header is not included in the checksum calculation and is assumed to be present in the input frame's checksum field. The checksum field is included in the checksum calculation, and then replaced by the final calculated checksum.

- In the second mode: Checksum offload module clears the contents of checksum field in the transmission frame, checksum calculation, calculation includes TCP, UDP, or ICMPv6 pseudo-header data, and will calculate the final result of the insertion of the transmission frame original checksum field.

Note: For ICMP packets over IPv4, the checksum field in the ICMP packet must always be 0x0000 in both modes due to such packets are not defined pseudo-headers.

MAC receive filters

The MAC filter is divided into error filtering (such as too short frame, CRC error and other bad frame filtering) and address filtering. Error filtering has been introduced in the front, this section mainly discusses the address filtering.

Address filtering

Address filtering using the static physical address (MAC address) filter and Hash list filter Implementation. If the FD bit in the ETH_MAC_FRMFR register is '0' (the default), MAC address filtering function enable. This function will be set according to the parameters of the application (frame filter register) to filter the destination / source address of unicast or multicast frame(The difference between an individual address and a group address is determined by the I/G bit in the destination address field) and Report the results of the corresponding address filtering. Not through the filter for all frames will be discarded. Filters can also identify a multicast frame or broadcast frames.

Unicast destination address filter

By setting HUF bit in ETH_MAC_FRMFR register, application can choose to use static physical address (HUF bit is '0') or HASH list (HUF bit is '1') to achieve unicast filtering.

■ Static physical address filtering

MAC controller supports four MAC address to unicast filtering. In this way, the MAC compares all 48 bits of the received unicast address with the programmed MAC address for any match. By default, MacAddr0 always enabled. Each byte of MacAddr1–MacAddr3 register can be masked during comparison with the corresponding destination address byte of received frame by setting the corresponding Mask Byte Control bit in the register, in order to achieve the function of filtering the destination address of the frame group.

■ HASH list filtering

This filter uses a HASH mechanism. MAC used 64 bit HASH list to imperfect filtering for the unicast address. The first, MAC calculated the destination address of the received frame CRC value, then take the high 6 bits as the index to retrieve the HASH list. The CRC value is '000000' corresponds to the HASH list register bit 0, the CRC value is '111111' corresponds to the HASH list register bit 63. If the CRC value corresponding to the HASH list bit is set, indicating that the frame through the HASH filter, otherwise the frame can not pass the HASH filter. The advantage of this type of filter is that it can cover any possible address just used a small table. The disadvantage is that the filter is imperfect, that is sometimes the frames should drop also be received.

Multicast destination address filter

Application can enable the multicast MAC address filtering by cleaning the MFD bit in frame filter register ETH_MAC_FRMFR. According to the value of HMF bits in ETH_MAC_FRMFR register can choose two ways similar unicast destination address filtering to address filtering.

Hash or perfect address filter

The DA filter can be configured to pass a frame when its DA matches either the Hash filter or the Perfect filter by setting the HPFLT bit in the Frame filter register and setting the corresponding HUF or HMF bits.

Broadcast address filter

MAC default unconditional receive any broadcast frames. But when setting BFRMD bit in the frame filter register ETH_MAC_FRMFR, MAC will discard all broadcast frames received.

Unicast source address filter

Enable MacAddr1–MacAddr3 register, and set the corresponding 30 bit in the MAC address high register, the MAC compares and filter the SA field in the received frame with the values programmed in the SA registers. MAC also supports the group filter on the source address. If the SAFLT bit in frame filter register ETH_MAC_FRMFR is set, MAC drop the frame failed to pass the source address filtering; otherwise filtered results will reflect by SAFF bit in RDES0 of DMA receive descriptors. When the SAFLT bit is set, the destination address filter is also at work, then the result of the SA and DA filters is AND'ed to determine whether the frame passes the filter. This means that, as long as the frame does not pass one of the filters, it will

be discarded. Frames only passing the entire filter frames can be forwarded to the application.

Inverse filtering operation

MAC can reverse filter-match result at the final output whether the destination address filtering or source address filtering. By setting the DAIFLT and SAIFLT bits in ETH_MAC_FRMFR register, this function can be enabled. DAIFLT bit is applicable for unicast and multicast frames DA filtering results, SAIFLT bit is applicable for unicast and multicast frames SA filtering results.

The following two tables summarize the destination address and source address filters working condition at different settings.

Table 10-4 Destination address filtering table

Frame type	P M	H P F L T	H U F	D A I F L T	H M F	M F D	B F R M D	DA filter operation
Broadcast	1	X	X	X	X	X	X	Pass
	0	X	X	X	X	X	0	Pass
	0	X	X	X	X	X	1	Fail
Unicast	1	X	X	X	X	X	X	Pass all frames
	0	X	0	0	X	X	X	Pass on perfect/group filter match
	0	X	0	1	X	X	X	Fail on perfect/Group filter match
	0	0	1	0	X	X	X	Pass on hash filter match
	0	0	1	1	X	X	X	Fail on hash filter match
	0	1	1	0	X	X	X	Pass on hash or perfect/Group filter match
	0	1	1	1	X	X	X	Fail on hash or perfect/Group filter match
Multicast	1	X	X	X	X	X	X	Pass all frames
	X	X	X	X	X	1	X	Pass all frames
	0	X	X	0	0	0	X	Pass on Perfect/Group filter match and drop PAUSE control frames if PCFRM = 0x
	0	0	X	0	1	0	X	Pass on hash filter match and drop PAUSE control frames if PCFRM = 0x
	0	1	X	0	1	0	X	Pass on hash or perfect/Group filter match and drop PAUSE control frames if PCFRM = 0x
	0	X	X	1	0	0	X	Fail on perfect/Group filter match and drop PAUSE control frames if PCFRM = 0x
	0	0	X	1	1	0	X	Fail on hash filter match and drop PAUSE control frames if PCFRM = 0x
	0	1	X	1	1	0	X	Fail on hash or perfect/Group filter match and drop PAUSE control frames if PCFRM = 0x

Table 10-5 Source address filtering table

Frame type	PM	SAIFLT	SAFLT	SA filter operation
Unicast	1	X	X	Pass all frames
	0	0	0	Pass status on perfect/Group filter match but do not drop frames that fail
	0	1	0	Fail status on perfect/group filter match but do not drop frame
	0	0	1	Pass on perfect/group filter match and drop frames that fail
	0	1	1	Fail on perfect/group filter match and drop frames that fail

Promiscuous mode

If the PM bit in ETH_MAC_FRMFR register is set, promiscuous mode will enable, then address filter invalid, all frames are passed the filter. At the same time the receive status information DA / SA error bit is always '0'.

PAUSE control frame filter

When MAC received PAUSE frame, it will detect 48 bits destination address field in the frame. If UPFDT bit in ETH_MAC_FCTLR register is 0, it is determined whether the value of the DA field conform to unique values with IEEE802.3 specification control frames. If UPFDT bit in ETH_MAC_FCTLR register is set, MAC additional compares DA field with the programmed MAC address for any match. If DA field match and receive flow control is enabled (RFCEN bit in ETH_MAC_FCTLR register is set), the corresponding PAUSE control frame function will be triggered.

Reception process of MAC

The MAC received frames will be pushed to the Rx FIFO. MAC strip the preamble and SFD in received frame, and starts pushing the frame data beginning with the first byte following the SFD to the Rx FIFO. If IEEE 1588 time stamping is enabled, MAC will record the current system time when any frame's SFD is detected. If the frame passes filter, this time stamp is passed on to the application.

The MAC automatic CRC and pad stripping function is active just when the length/type field of received frame is less than 0x600. MAC pushes the data of the frame to Rx FIFO up to the count specified in the length/type field, then starts dropping bytes (including the FCS field). If the value of Length/Type field is greater than or equal to 0x600, regardless of whether the option of automatic CRC and pad stripping function is enabled, the MAC pushes all received frame data to Rx FIFO. If the Watchdog Timer is enabled, the frame length is more than 2048 bytes (DA + SA + LT + data + padding + FCS) will be cut off. Even if the watchdog timer is not enabled, MAC still cut the frames length greater than 16KB, and to report a watchdog timeout event.

When Rx FIFO works at threshold mode, if the FIFO receives 64 bytes (the default value, set by the RTHC bits in ETH_DMA_CTLR register), began to pop up data from FIFO, and notify the DMA to receive. Upon completion of the EOF frame transfer, the status word sent to the DMA controller. In this mode, if the MAC sets to discard all error frames, some error frames may be not dropped. Because error informations are sent with status word, at this time the front portion of the frame has been received by DMA.

When Rx FIFO works at storage-and-forward mode (set by RSFD bit in ETH_DMA_CTLR), DMA reads frame out only after receiving FIFO complete receives a frame. In this mode, If MAC is configured to discard all error frames, such that only valid frames are read out and forwarded to the application. Once the MAC detects an SFD on the MII, a receive operation is started. The MAC controller strips the preamble and SFD before processing the frame. The header fields are checked by filtering and the FCS field used to verify the CRC for the frame. The frame is discarded by MAC if it fails to pass the address filter.

Reception management of MAC

Receive operation multiframe handling

It is different from Tx FIFO, due to the frame status is available immediately following the data of frame, the FIFO is capable of storing any number of frames into it, as long as it is not full.

Receive flow control

In full duplex mode, MAC can detect PAUSE frames, and follow the PAUSE frame parameters, suspended within a certain time to transmit data. This function can set by RFCEN bit in ETH_MAC_FCTLR register. If this function is not enabled, the MAC will ignore the received PAUSE frames. If this function is enabled, MAC will decode type, opcode and PAUSE time field in the received frame. If the control frame type field or opcode does not match (not 0x8808 and 0x00001), the frame length discrepancies (64 bytes), or CRC error is detected then the MAC will not suspend the transmission of data, otherwise the MAC transmitter pauses the transmission of any data frame for the duration of the decoded Pause time value, multiplied by the slot time (64 byte times for both 10/100 Mbit/s modes). Meanwhile, if MAC detects another Pause frame with a zero Pause time value, the Pause time is reseted and data is transmitted again. By configuring PCFRM bit in ETH_MAC_FRMFR register (ETH_MAC_FRMFR bit [7: 6]) values, can set the forwarding which receives the control frame to the application. If pass control frames function is enabled, MAC controller is judged PAUSE frames: In the case of a pause frame with a multicast DA, the MAC filters the frame based on the address match(0x0180 C200 0001). If the DA type of pause frame is unicast, the MAC filtering depends on whether the DA matched the contents of the MAC address 0 register when the UPFDT bit in ETH_MAC_FCTLR is set (detecting a pause frame even with a unicast destination address).

Receive checksum offload

Receive checksum offload is enabled by IP4CO bit in ETH_MAC_CFR register is set. Receive checksum offload can calculate the IPv4 header checksum and check whether it matches the contents of the IPv4 header checksum field. The MAC receiver identifies IPv4 or IPv6 frames by checking for value 0x0800 or 0x86DD, respectively, in the received Ethernet frame Type field. This method is also used to identify frames with VLAN tags. Header checksum error bits in DMA receive descriptor (the 7 bit in RDES0) reflects the header checksum result. The bit is set when received IP header has the following error occurred:

- Any mismatch between the receive checksum offload calculates IPv4 header checksums and checksum field in the received frame.
- Any mismatch between the data types of Ethernet type field and IP header version.
- Received frame length is less than the IPv4 header length field indicates the length, or IPv4 or IPv6 header is less than 20 bytes.

Receive checksum offload also identifies the data type of the IP packet is TCP, UDP or ICMP, and calculate their checksum according to TCP, UDP or ICMP specification. Calculation process includes data of TCP / UDP / ICMPv6 pseudo-header. Payload checksum error bits in DMA receive descriptor (the 0 bit in RDES0) reflects the payload checksum result. The bit is set when received IP payload has the following error occurred:

- Any mismatch between the receive checksum offload calculates TCP, UDP or ICMP checksums and checksum field of TCP, UDP or ICMP in the received frame.
- Any mismatch between the Received TCP, UDP or ICMP data length and length of IP header.

The received checksum offload does not calculate the following conditions: Incomplete IP packets, IP packets with security features, packets of IPv6 routing header and data type is not TCP, UDP or ICMP.

Error handling

- Rx FIFO receives the EOF data from the MAC after it is full. MAC controller will discard the entire frame and the overflow counter (located ETH_DMA_MFBOCNT register) plus 1, at the same time to return overflow error report with status information to the DMA, pointed out that due to overflow, resulting in a frame incomplete.
- If the receive FIFO is configured to store-and-forward mode, MAC can filter and discard all error frames. According to the value of FERF and FUF bit in ETH_DMA_CTLR register, receive FIFO can filter out the error frame and the frame that length is less than the minimum length.
- If the receive FIFO is configured to threshold mode, the frame can be discarded error frames only when the DMA read SOF of frame from receive FIFO, it has given the state information and the length.

Receive status word

At the receiving completion of the Ethernet frame, MAC will put the receiving state information to the application (DMA). Reception state information specific meaning with RDES0 bits [31: 0] description. The frame length of each received frame in case of switch applications needs to get inside the status at the end of each frame reception.

Note: The value of frame length is 0 means that for some reason (such as FIFO overflow or dynamically modify the filter value in the receiving process, resulting did not pass the filter, etc.) caused by the frame writing FIFO incomplete.

MAC loopback mode

MAC loopback mode is enabled by the LBM bit in ETH_MAC_CFR register is set, in this mode, the MAC transmitter send the ethernet frame to its own receiver. This mode is off by default.

10.3.3. MAC statistics counters: MSC

MAC statistics counters (MSC) maintain a set of registers for gathering statistics on the received and transmitted frames. In Section 10.4, "Ethernet Register Description" There is a detailed description of the function of these registers.

When the frame sending does not appear the following error, MSC transmit counter will automatically update:

- Jabber Timeout
- No Carrier/Loss of Carrier
- Late Collision
- Frame Underflow
- Excessive Deferral
- Excessive Collision

When the receiving frame does not appear the following error, MSC reception counter will automatically update:

- CRC error
- Runt Frame (shorter than 64 bytes)
- Alignment error (in 10/ 100 Mbit/s only)
- Length error (non-Type frames only)
- Out of Range (non-Type frames only, longer than maximum size)
- MII_RXER Input error

The maximum frame length of a frame is determined by the frame type:

- Untagged frame maxsize = 1518
- VLAN Frame maxsize = 1522

Note: When the discarded frame is the short frame that length less than 6 bytes (no complete receives the destination address), MSC reception counter also will be updated.

10.3.4. Wake Up Management: WUM

Ethernet modules support via remote frame or Magic Packet wakeup implement power management. The host system can be powered down, even including part of the Ethernet block itself, while the Ethernet block continues to listen to packets on the LAN. The PWD bit in ETH_MAC_WUMR register is set, will enable MAC controller WUM power-down state. In this state, MAC will discard all frames, rather than forward them to the application. At this time there are two ways to be able to exit the WUM power-down mode. The WFEN bit is set in ETH_MAC_WUMR register to enable remote wake-up frame, or the MPEN bit is set in ETH_MAC_WUMR register to enable Magic Packet. If both of them enable, MAC generates interrupt and exits power-down mode once the MAC receives a wake-up frame or Magic Packets.

Remote Wakeup frame detection

The WFEN bit in ETH_MAC_WUMR register is set can enable remote wake-up detection. When the MAC in WUM power-down mode, and remote wake-up enable bit set, MAC wake up frame filter active. If the received frame passes the address filtering of Filter configured, and if Filter CRC-16 matches the incoming examined pattern, then Identified received wake-up frame, and MAC returns to normal working operation. WUM only check whether the wake-up frame length error, FCS error, Dribble bit errors, MII errors, conflicts, and to ensure that the frame is not too short to wake frame. Even if the length of the wake-up frame exceeds 512 bytes, as long as the frame has a correct CRC value, it is still considered to be effective. When receiving the remote wake-up frame, the WUFR bit in ETH_MAC_WUMR register will be set. If remote wake-up interrupt is enabled, then a WUM interrupt is generated.

Remote wake-up frame filter register

Wake-up frame register a total of eight, to write on each of them, load the wakeup frame filter register one by one. The wanted values of the wakeup frame filter are loaded by sequentially loading eight times the wakeup frame filter register. The read operation is identical to the write operation, also requires continuous read 8 times wake-up frame filter register in order to read out all the values.

Figure 10-5 Wakeup frame filter register

Wake-up frame filter register 0	Filter 0 Byte Mask							
Wake-up frame filter register 1	Filter 1 Byte Mask							
Wake-up frame filter register 2	Filter 2 Byte Mask							
Wake-up frame filter register 3	Filter 3 Byte Mask							
Wake-up frame filter register 4	reserve	Filter 3 Command	reserve	Filter 2 Command	reserve	Filter 1 Command	reserve	Filter 0 Command
Wake-up frame filter register 5	Filter 3 Offset		Filter 2 Offset		Filter 1 Offset		Filter 0 Offset	
Wake-up frame filter register 6	Filter 1 CRC - 16				Filter 0 CRC - 16			
Wake-up frame filter register 7	Filter 3 CRC - 16				Filter 2 CRC - 16			

■ Filter i Byte Mask

This register defines the use of filters i (i = 0 ~ 3) which byte check frame to determine whether the wake-up frame in bytes. Its 31 bit must be '0'; bit j [30: 0] is the byte mask bits, if the filter i (i = 0 ~ 3) of the j-bit (j = 0 ~ 30) to '1', the wake-up frame detection of CRC module will process the input frame of [offset filter i + j] bytes, otherwise ignore it.

■ Filter i Command

This 4-bit command controls the filter i operation. The highest bit (bit 3) is address type selection, if the bit is '1', the detection templates only to a multicast address is valid; if this bit is '0', then the detection template only unicast address is valid.

■ Filter i Offset

It is used in conjunction with Filter i Byte Mask. This register specifies the first byte of the frame offset filter i want to check. The minimum allowable value is 12, represents the 13 bit in the frame (offset value of 0 indicates the first bit in the frame).

■ Filter i CRC-16

This register contains the filter computed CRC_16 value, as well as the byte mask programmed to the wakeup filter register block.

Magic packet detection

The Ethernet block supports wake-up using Magic Packet technology (see 'Magic Packet technology', Advanced Micro Devices). A Magic Packet is a specially formed packet solely intended for wake-up purposes. This packet can be received, analyzed and recognized by the Ethernet block and used to trigger a wake-up event. Set MPEN bit in ETH_MAC_WUMR register can be enabled it. This type of frame format is as follows: 6 bytes of all 1 (0xFFFF FFFF FFFF) in anywhere after the destination and source address field, then there are 16 duplicate MAC addresses without any interruption and pause. If there is any discontinuity between repeat it 16 times, MAC need to re-detect 0xFFFF FFFF FFFF in the receive frame.

WUM module continuously monitors each frame sent to it. Those Magic Packet passing the address filtering, MAC will detect its compliance with Magic Packet format, once detected by WUM will make MAC wake-up from power down mode. MAC wake-up from WUM power-down mode after receiving a remote wakeup frame. Module also accepts multicast frames as Magic Packet frame.

Example: An example of a Magic Packet with station address 0x55 0x44 0x33 0x22 0x11 0x00 is the following (MISC indicates miscellaneous additional data bytes in the packet):

```
<DESTINATION> <SOURCE> <MISC>
FF FF FF FF FF FF
5544 3322 1100 5544 3322 1100 5544 3322 1100 5544 3322 1100
5544 3322 1100 5544 3322 1100 5544 3322 1100 5544 3322 1100
5544 3322 1100 5544 3322 1100 5544 3322 1100 5544 3322 1100
5544 3322 1100 5544 3322 1100 5544 3322 1100 5544 3322 1100
<MISC> <CRC>
```

Upon detecting a Magic Packet, the MPKR bit in ETH_MAC_WUMR register will be set. If the Magic Packet interrupted enabled, the corresponding interrupt is generate.

Precautions during system power-down

When the MCU is in stop mode, if external interrupt lines 19 enabled, WUM Ethernet module is still able to detect frames. Due to the MAC in power-down state also needs to Magic Packet / LAN wake-up frame detection, the REN bit in ETH_MAC_CFR register must be maintained set. The transmit function should however be turned disable during the power-down mode by clearing the TEN bit in the ETH_MAC_CFR register. Moreover, the Ethernet DMA should be disabled during the power-down mode, because it is not necessary that the magic packet/LAN wake up frame is forwarded to the SRAM. Application can disable the Ethernet DMA by clear the STE bit and the SRE bit (for the transmit DMA and the receive DMA, respectively) in the ETH_DMA_CTLR register.

The recommended power-down and wake-up sequence is as follows:

1. Disable the transmit DMA and wait for any previous frame transmissions to complete by detecting the bit 0 in the ETH_DMA_STR register(TS).
2. The TEN bit in ETH_MAC_CFR register and REN bit is cleared to '0' to disable MAC transmitter and receiver MAC.
3. Check the bit 6 in ETH_DMA_STR register (RS), waiting receive DMA read out all the frames in the receive FIFO.
4. Close receive DMA.
5. Configure and enable the external interrupt line 19, so that it can generate an interrupt or event.

6. If application configures the EXTI line 19 to generate an interrupt, it also need to write ETH_WKUP_IRQ interrupt handling procedures, which should clear the pending bit of the EXTI line 19.
7. Set MFEN / WFEN bit in ETH_MAC_WUMR register to enable Magic Packet / Wake on LAN frame detection.
8. Set PWD bit in ETH_MAC_WUMR register to enable power-down mode.
9. Set REN bit in ETH_MAC_CFR register, opens MAC receiver.
10. MCU enters stop mode.
11. After receiving a valid wake-up frame, the Ethernet module to exit power-down mode.
12. Read ETH_MAC_WUMR register to clear the power management event flags, enable MAC transmit function and the transmit and receive DMA.
13. Set the system clock: enable HSE and configure the clock parameters.

10.3.5. Precision time protocol: PTP

The majority of protocols is implemented by the UDP layer application software. The PTP module of MAC is mainly to support the record PTP packets the precision time sent and received from the MII, and returns it to the application, while providing the reference clock source and the reference clock source calibration and clock synchronization function.

Specific details about the precise time protocol can be found in IEEE 1588 standard

Reference clock source

To get the current time record, the system needs a reference time in 64-bit format (split into two 32-bit parts, with the higher 32 bits providing time in seconds, and the lower 32 bits indicating time in subseconds) as defined in the IEEE 1588 specification.

The PTP reference clock input is used to internally generate the reference time (also called the System Time) and to capture time stamps. Its frequency must be greater than or equal to the timestamp counter resolution. The synchronization accuracy target between the master node and the slaves is around 100 ns.

Synchronization accuracy and Deviation

The accuracy of time synchronization depends on the PTP reference clock input period, the characteristics of the oscillator (drift) and the frequency of the synchronization procedure.


Deviation of time stamp recorded is 1 reference clock cycles. If additional considering the deviation caused by time stamp counter resolution, need to be coupled with a half cycle.

System Time correction methods

The 64 bit PTP system time update by the PTP input reference clock, HCLK. The PTP system time is used as the source to record transmission / reception time stamp. The system time initialization and calibration support two modes of coarse and fine. The purpose of calibration is to correct the frequency offset in the period of time specified in IEEE1588 protocol relative to the master clock from the slave clock.

Coarse correction mode means that, in the initialization, the initial value into the ETH_PTP_TMSHUR and ETH_PTP_TMSLUR register, and then updates the system clock counter. The offset value (Time stamp update register) is added to or subtracted from the system time. The Fine correction method unlike in the Coarse correction method where it is corrected in a single clock cycle. The longer correction time helps maintain linear time and does not introduce drastic changes (or a large jitter) in the reference time between PTP Sync message intervals. This method is referred to the value of ETH_PTP_TSACNT added to the accumulator in each HCLK cycle. PTP module will produce a pulse to increase the value of ETH_PTP_TMSLUR register when the accumulator overflowing. Increased value determines by the value in ETH_PTP_SSINCR register. The following illustration shows the algorithm:

Figure 10-6 System time update using the Fine correction method



The following is a concrete example is used to illustrate the specific method of fine correction mode to update the system time:

Assuming the accuracy of the system clock update circuit required to achieve 20ns, that is the frequency of updates is 50MHz. If the reference clock of HCLK is 66MHz, the ratio is calculated as $66 \text{ MHz} / 50 \text{ MHz} = 1.32$. Hence, the default addend value to be set in the register is $2^{32} / 1.32$, which is equal to 0xC1F0 7C1F. If the reference clock frequency drifts lower, for example, down to 65MHz. Frequency ratio changes to $65 / 50 = 1.3$, the value to be set in the addend register is $2^{32} / 1.30 = 0xC4EC 4EC4$. If the reference clock drift higher, for example, up to 67MHz, the value addend register must be 0xBF0B 7672. In addition to configure the addend counter, also need to set increase subseconds register to ensure to achieve the precision of 20ns. The value of the register is to update values of time stamp low register after accumulator register overflow. Because the timestamp low register used 0 - 31 bit represent the system time sub second value, the precision is $10^9 \text{ ns} / 2^{31} = 0.46 \text{ ns}$. So in order to make the system time accuracy to 20ns, sub second increment register value should

be set to $20/0.467 = 43$. For the frequency drift can be calculated through Sync messages using the software, and accordingly update value of accumulator register. Initially, the slave clock is set with ClockAddendValue in the Addend register. Value is $\text{ClockAddendValue} = 2^{32}/\text{the initial frequency ratio}$.

Note: The algorithm described below based on constant delay transferred between master and slave devices (MasterToSlaveDelay). Synchronous frequency ratio will be confirmed by the algorithm after a few Sync cycles, complete synchronization of the master-slave device clock.

Algorithm is as follows:

- The definition of the current master clock time when sending Sync message is MasterClockTime (n) and slave device current clock time is SlaveClockTime (n). If the master and slave devices per transfer transmission delay are fixed, master clock count in the gap of the two Sync message, MasterClockCount(n) is given by:

$$\text{MasterClockCount}(n) = \text{MasterClockTime}(n) - \text{MasterClockTime}(n-1)$$

Slave clock count, SlaveClockCount(n) is given by:

$$\text{SlaveClockCount}(n) = \text{SlaveClockTime}(n) - \text{SlaveClockTime}(n-1)$$

- Define the difference between the master and slave device clock count is ClockDiffCount (n), Current Sync cycle, ClockDiffCount (n) is given by:

$$\text{ClockDiffCount}(n) = \text{MasterClockCount}(n) - \text{SlaveClockCount}(n)$$

- Define the new slave clock frequency-scaling factor for Synchronized with the master clock is FreqRatioNew. FreqRatioNew is given by:

$$\text{FreqRatioNew} = (\text{MasterClockCount}(n) + \text{ClockDiffCount}(n)) / \text{SlaveClockCount}(n)$$

- Define the new value of addend register in slave device is ClockAddendValueNew, ClockAddendValueNew is given by:

$$\text{ClockAddendValueNew} = \text{FreqRatio}(n) \times \text{ClockAddendValue}$$

In theory, this algorithm achieves lock in one Sync cycle. In fact due to the interference of external factors, such as network transmission delay and the operation environment change, calibration may require multiple Sync cycle.

Programming steps for system time generation initialization

Set Bit 0 in timestamp control register (ETH_PTP_TSCTLR), time stamping function is enabled. This function essentials to initialize, the proper sequence is the following:

1. Set bit 9 in the ETH_MAC_IMR register to mask the Time stamp trigger interrupt.
2. Set bit 0 in the ETH_PTP_TSCTLR registers to enable timestamp function.
3. According to the desired clock precision write sub seconds addend register.

4. If it is fine correction mode, set the timestamp addend register, and set the bit 5 in timestamp control register ETH_PTP_TSCTLR. If it is coarse correction mode, jump directly to Step 6.
5. Poll the Time stamp control register until bit 5 in it is cleared.
6. If it is fine correction mode, set bit 1 in timestamp control register. If it is coarse correction mode, clean bit 1 in timestamp control register.
7. The correct time value is written to the timestamp update high register and timestamp updates low register.
8. Set bit 2 in time stamp control register initialization time stamp function.
9. The Time stamp counter starts operation as soon as the initialization is successful.

Note: If time stamp operation is disabled by clearing bit 0 in the ETH_PTP_TSCTLR register, application must repeat the above steps to restart the time stamp operation.

Programming steps for system time update in the Coarse correction method

1. Write the offset (may be negative) in the Time stamp update high and low registers.
2. Set bit 3 (TMSSTU) in time stamp control register to update the time stamp register.
3. Completion after waiting TMSSTU bit to '0'.

Programming steps for system time update in the Fine correction method

1. With the help of the algorithm explained in Section: System Time correction methods, Calculate the value of the desired system clock rate corresponding to the addend register.
2. The value is written to addend counter, set the bits 5 in ETH_PTP_TSCTLR register and update value to the PTP module.
3. Wait the time you want the new value of the Addend register to be active. For this purpose the application can open time stamp trigger interrupt after system time reach to the desired value, the expected time value is written to the expected time high and low register, and clean bit 9 in ETH_MAC_IMR register to allow time stamp interrupt.
4. Set bit 4 (TMSARU) in timestamp control register to enable time stamp interrupt.
5. When an interrupt is generated at this event, read out the value of ETH_MAC_ISR register to clear the corresponding interrupt flag.
6. Rewrite the old value to time stamp addend register and set bit 5 in ETH_PTP_TSCTLR register to update the value to PTP module.

Transmission / Reception of frames with the PTP feature

After enabled the IEEE1588 (PTP) timestamp function time stamp can be recorded when the

SFD of frame output from the MAC or MAC receives the frame. Each transmitted frame can be marked to indicate whether a time stamp must be captured or not for that frame, and the time stamp all received frames will be recorded. Together with time stamp recorded and the state information of frame, stored in the corresponding transmission / reception descriptor is sent back to the DMA controller. The 64-bit time stamp information of transmission frame is written back to the TDES2 and TDES3 fields, with TDES2 holding the time stamp's 32 least significant bits. The 64-bit time stamp information of reception frame is written back to the RDES2 and RDES3 fields, with RDES2 holding the time stamp's 32 least significant bits. See the detailed description in "Transmit DMA descriptor with IEEE1588 time stamp format", "Receive DMA descriptor with IEEE1588 time stamp format"

PTP trigger internal connection with TIMER2

MAC can provide trigger interrupt when the system time larger than the expected time. Using an interrupt introduces a known latency plus an uncertainty in the command execution time.

In order to calculate the time of this part, when the system time is greater than expected time, PTP module set an output signal. Set bit 29 in AFIO_PCFR1 Register, can enable this signal is internally connected to the ITR1 input of TIM2. Using this signal, the time can be calculated. No uncertainty is introduced since the clock of the timer (PCLK1: TIM2 APB1 clock) and PTP reference clock (HCLK) are synchronous.

PTP pulse-per-second output signal

Set bit 30 in AFIO_PCFR1 Register to enable the PPS output function. This function can output pulse width of 125ms is used to check the synchronization between all nodes in the network. To test the difference between the local clock and the master clock, this output can be connected to an oscilloscope. So that difference between two clocks can be measured.

10.3.6. DMA controller


Ethernet DMA was designed for packet as a unit to data transmission, Communication between the CPU and the DMA is achieved by the two kinds of data structures:

- Control and status register (CSR)
- Descriptor tables and data cache

Section 10.4 describes the details of the control and status registers. Segment "Send DMA descriptor" and "receive DMA descriptor" describes the specific circumstances of descriptor. Applications need to provide the physical memory for Storage of descriptor tables and data cache. Descriptors that reside in the GD32F20x memory act as pointers to these buffers. There are two descriptor tables: one for reception, and one for transmission. Each descriptor queue number may be any value except 0. The base address of each table is stored in ETH_DMA_TDTAR and ETH_DMA_RDTAR register. Descriptors of transmission Constituted by four descriptor word (TDES0-TDES3), reception descriptors Constituted by four descriptor word (RDES0-RDES3). Each descriptor can point to a maximum of two

buffers. This enables the use of two physically addressed buffers, instead of two contiguous buffers in memory, this way is effective only when the invisible connections (ring structure). A data buffer resides in the Host's physical memory space, and consists of an entire frame or part of a frame, but cannot exceed a single frame. Buffers contain only data. The buffer status is maintained in the descriptor. A descriptor table is forward-linked (either implicitly or explicitly). Explicit chaining of descriptors is accomplished by configuring the second address chained in both receive and transmit descriptors (RDES1 [14] and TDES0 [20]), at this time RDES2 and TDES2 will be stored in cache address, RDES3 and TDES3 will store the next descriptor address, this connection descriptor can also be called descriptors chain structure. Implicitly chaining of descriptors is accomplished by clean the RDES1 [14] and TDES0 [20], at this time RDES2, TDES2 and RDES3, TDES3 will be stored in cache address. When DMA needs to point to next descriptor in the descriptor table, application is according to descriptors address in the physical memory, set DPSL field in the ETH_DMA_BCR register to identify the address offset between the last byte of before descriptor and the first byte of next descriptor. The offset value plus size of descriptor byte calculated the next descriptor address. The last one in descriptor table need to set the bit 21 in TDES0 and bit 15 in RDES1 to identify the current descriptor is the last one of the table, at this time the next descriptor descriptor is the first one of table. This descriptor table structure called ring structure. Data chaining refers to frames that span multiple data buffers. However, a single descriptor cannot span multiple frames. The DMA skips to the next frame buffer when the end of frame is detected. Data chaining can be enabled or disabled.

Figure 10-7 Descriptor ring and chain structure



Host data buffer alignment

In the system with 32-bit memory, the transaction and reception data buffers do not have any restrictions on start address alignment. But the DMA always initiates transfers with address aligned to the bus width, for the bytes not required are instead of dummy data. Examples

are as follows:

Example of buffer read: If the Transmit buffer address is 0x0000 0AA2, and 15 bytes need to be transferred, then the DMA will read five full words from address 0x0000 0AA0, but when sending data to the FIFO, the first two bytes and the last 3 bytes will be dropped.

Example of buffer write: If the Receive buffer address is 0x0000 0FF2, and 16 bytes of a received frame need to be transferred, then the DMA will write five full 32-bit data items from address 0x0000 0FF0. But the first 2 byte and the last 2 bytes will be substituted by the virtual bytes.

The effective length of the buffer

The process of transmitting frame, the transaction DMA transfers byte that effective length of cache indicated in TDES1 to the MAC controller. If the descriptor is marked as the first part of the frame (the FSG bit in TDES0 is '1'), DMA marks the first byte is sent to first of frame. If the descriptor is marked as the last part of the frame (the LSG bit in TDES0 is '1'), the DMA marks the last byte is sent to the end of frame. If a descriptor is not marked when receiving the frame data to the last part of the frame (the LSG bit in RDES0 is '0'), the number of valid data corresponding descriptors in cache is equal to the buffer length field minus offset of data buffer pointer when FSG bit in descriptor is '1'. When the data buffer pointer is aligned to the databus width, the offset is zero. If a descriptor is marked as last, then the buffer may not be full (as indicated by the buffer size in RDES1). The application must read the frame length (FRML bits in RDES0 [29:16]) and subtract the sum of the buffer sizes of the preceding buffers in this frame to compute the amount of valid data in this final buffer. The receive DMA always uses a new descriptor to transfer the start of next frame.

DMA arbiter

There are two type of DMA arbiter: round-robin, and fixed-priority. DAB bit in ETH_DMA_BCR register is set to select round-robin. The arbiter allocates the databus in the ratio set by the RTPR bits in ETH_DMA_BCR, when both transmit and receive DMAs request access simultaneously. DAB bit is set to select fixed priority, the receive DMA always gets priority over the transmit DMA for data access when both transmit and receive DMAs request access simultaneously.

Error response to DMA

If the DMA error occurs during transmission, the DMA stop all operations, and updates the error bits and the fatal bus error bit in the Status register (ETH_DMA_STR register). Only DMA controller can resume operation after soft or hard resetting the peripheral of Ethernet and initializing the DMA again.

Initialization of a transfer using DMA

The initialization of DMA is as follows:

1. Set bus access parameters by Writing to ETH_DMA_BCR.
2. Write to the ETH_DMA_IER register to mask unnecessary interrupt causes.
3. The application provides the memorys that are used for transmit and receive descriptor table, and initialize the descriptor, write the base address of the received and transmit descriptor table to the ETH_DMA_RDTAR register and the ETH_DMA_TDTAR register.
4. Write to related registers to choose the desired filtering options.
5. The TEN and REN bit in ETH_MAC_CFR register of MAC is set to enable MAC transmit and receive operations. According to the auto-negotiation result (read from the PHY), sets the SPD and DPM bits and selects the communication mode (half / full duplex) and the communication speed (10Mbit / s or 100Mbit / s).
6. The bit13 (STE) and bit1 (SRE) in ETH_DMA_CTLR register are set to enable DMA transmission and reception.

Tx DMA configuration

TxDMA operation: default (non-OSF) mode

The transmit DMA engine in default mode proceeds as follows:

1. Transmit descriptor (TDES0-TDES3) is set base on data cache of Ethernet frame, and the BUSY bit in TDES0 is set.
2. The STE bit in ETH_DMA_CTLR register is set, DMA enters in run mode.
3. While in the Run state, the DMA polls the transmit descriptor table for frames requiring transmission. After polling starts, it continues in either sequential descriptor ring order or chained order. If the DMA detects the BUSY bit is cleaned, or if an error condition occurs, transmission is suspended and both the Transmit Buffer Unavailable (ETH_DMA_STR register [2]) and Normal Interrupt Summary (ETH_DMA_STR register [16]) bits are set. The transmit engine proceeds to Step 8.
4. If the BUSY bit in TDES0 [31] of the acquired descriptor is set, the DMA decodes the address of transmit data buffer from the acquired descriptor.
5. DMA retrieve data from memory and sent out.
6. If an Ethernet frame is stored over data buffers in multiple descriptors, the DMA closes the intermediate descriptor and fetches the next descriptor. Steps 3, 4, and 5 are repeated until the end of Ethernet frame data is transferred.
7. After the frame transmission is completed, if the completed interrupt bit of descriptor (TDES0 [30]) is set to '1', then DMA sets the transmit interrupt bit (bits [0] in ETH_DMA_STR register) to '1'. At this time if the DMA interrupt enabled, application enters the corresponding interrupt and the DMA controller returns to step 3.
8. In the suspended state, if application write any value to ETH_DMA_TPER register and

overflow interrupt flag is '0', DMA attempts to reacquire descriptors (therefore will return to step 3).

TxDMA operation: OSF mode

The OSF bit (bit 2) in ETH_DMA_CTLR register is set to enter this mode. In this mode, the transmit DMA can take the next frame without having to wait for the descriptor status information of the previous frame is processed. As the transmit process finishes transferring the first frame, it immediately polls the transmit descriptor table for the second frame. If the BUSY bit in TDES0 of the second frame is set, the DMA transmits the second frame before writing the status information of first frame. In OSF mode, DMA operation procedure is as follows:

1. Follow steps 1-6 operation in transmit DMA default mode.
2. Without closing the previous frame's last descriptor, the DMA fetches the next descriptor.
3. If the DMA owns the acquired descriptor, the DMA decodes the transmit buffer address in this descriptor. If the DMA does not own the descriptor, the DMA goes into Suspend mode and skips to Step 7.
4. According to step 6 operation in transmit DMA default mode.
5. The DMA waits for the transmission status and time stamp of the previous frame. When the status is available, DMA cleans BUSY bit in TDES0, and returns possession of descriptor to CPU operation.
6. If the completed interrupt bit of descriptor (TDES0 [30]) is set, DMA sets the transmit interrupt bit (ETH_DMA_STR register bits [0]) to '1'. At this time if the DMA interrupt enabled, application enters the corresponding interrupt. If it is normal that the previous frame status information returned then skip to step 3. If data underflow error is generated, DMA into the suspended state, and skip to step 7.
7. In Suspend mode, if the DMA receives the pending state information and time stamp, If time stamp function enabled, the DMA writes status information to TDES0 and writes time stamp to TDES2 and TDES3. It then sets relevant interrupts and returns to suspend mode.
8. In Suspend mode, if ETH_DMA_TPER register is written any value and overflow interrupt flag is '0', DMA attempt to reacquire the descriptor, and according to whether there is the pending state information skip to Step 1 or Step 2.

Transmit frame format

Data buffers in a normal transmit frame contain complete Ethernet frames, excluding preamble, pad bytes, and FCS fields. The destination address, Source Address, and Type/Len fields contain valid data. If DPAD and DCRC bits in TDES0 of transmit description are set, requires MAC controller must disable CRC or pad insertion, the buffer must have complete Ethernet frames (excluding preamble), including the CRC bytes.

Transmit frame processing

Frames can be data-chained and span over several buffers. TDES0 of FSG (bit 28) in the first descriptor and TDES0 of LSG (bit 29) in the last buffer should be set to mark the frame head and frame end when the frame is located in a different buffer cache. As the transmission starts, the first buffer descriptor tag frame header, DMA sending its contents to Tx FIFO, then transmit DMA will attempt to get the next descriptor. In the next descriptor if not marked the end of frame, that bit 29 in TDES0 is '0', indicating that the middle of a data frame is stored in the cache, After it successfully sent to the Tx FIFO, DMA will attempts to get the next descriptor until the descriptor is marked as the end of frame. After the last buffer of the frame has been transmitted, the DMA writes back the final status information to the TDES0 of the descriptor. If Interrupt on Completion (TDES0 [30]) is set, Transmit Interrupt (in ETH_DMA_STR register [0]) is set. Descriptors are released (BUSY bit in TDES0[31] is cleared) when the DMA finishes transferring the frame successfully.

Processing after Transmit polling suspended

DMA will keep querying the Tx descriptor after the transmission is started. If the following conditions happen, DMA can suspend the transmit polling and the current descriptor is fixed to the last descriptor. In suspension mode, application needs to write any value to transmit poll enable register ETH_DMA_TPER for resuming transmit poll.

- The DMA detects a descriptor owned by the CPU (TDES0 [31]=0), then it suspends query and normal interrupt summary bit (bit 16 in ETH_DMA_STR register) and send buffer unavailable bit (bit 2 in ETH_DMA_STR register) is set.
- DMA will abort the transmission of frame when detecting a transmit error due to underflow. The corresponding error bit in TDES0 is set and both the Abnormal Interrupt Summary (bit 15 in ETH_DMA_STR register) and Transmit Underflow bits (bit 5 in ETH_DMA_STR register) are set. The information is written to TDES0.

Transmit DMA descriptor with IEEE1588 time stamp format

If the IEEE1588 function enabled and the TTSEN bit is set when the BUSY bit is set '1', the MAC controller writes time stamp value to TDES2 and TDES3 and sets TTMSS bit after the frame transmission complete and descriptor closed by DMA (BUSY bit is cleared).

Tx DMA descriptors

The descriptor structure consists of four 32-bit words. The descriptions of TDES0, TDES1, TDES2 and TDES3 are given below.

		0: The buffer of descriptor is not stored the first block of frame 1: The buffer of descriptor is stored the first block of frame
27	DCRC	Disable CRC bit This is valid only when the first segment (TDES0 [28]) is set. 0: The MAC automatically append a cyclic redundancy check (CRC) to the end of the transmitted frame 1: The MAC does not append a CRC to the end of the transmitted frame
26	DPAD	Disable pad bit This is valid only when the first segment (TDES0 [28]) is set. 0: The DMA automatically adds padding and CRC to a frame shorter than 64 bytes, and the CRC field is added despite the state of the DC (TDES0[27]) bit 1: The MAC does not automatically add padding to a frame shorter than 64 bytes
25	TTSEN	Transmit time stamp enable bit. This field is only valid when the First segment control bit (TDES0[28]) is set. 0: Disable transmit time stamp function 1: When TMSSEN is set (ETH_PTP_TSCTLR bit 0), IEEE1588 hardware time stamping is activated for the transmit frame described by the descriptor
24	Reserved	Must be kept at reset value
23:22	CM[1:0]	Checksum mode bits 00: Checksum Insertion disabled 01: Only IP header checksum calculation and insertion are enabled 10: IP header checksum and payload checksum calculation and insertion are enabled, but pseudo-header checksum is not calculated in hardware 11: IP Header checksum and payload checksum calculation and insertion are enabled, and pseudo-header checksum is calculated in hardware.
21	TERM	Transmit end of ring mode bit This bit is used only in ring mode 0: The current descriptor is not the last of descriptor table 1: The descriptor list reached its final descriptor. The DMA returns to the base address of the list
20	TCHM	Second address chained mode bit This bit is used only in chain mode .When TDES0[20] is set, TB2S (TDES1[28:16]) is a “don’t care” value. TDES0[21] takes precedence over TDES0[20]. 0: The second address in the descriptor is the second buffer address 1: The second address in the descriptor is the next descriptor address
19:18	Reserved	Must be kept at reset value

17	TTMSS	<p>Transmit time stamp status bit</p> <p>This bit is only valid when the descriptor's Last segment control bit (TDES0 [29]) is set.</p> <p>0: Time stamp was not captured</p> <p>1: A time stamp was captured for the described transmit frame and push into TDES2 and TDES3</p>
16	IPHE	<p>IP header error bit</p> <p>The Ethernet length/type field value for an IPv4 or IPv6 frame must match the IP header version received with the packet.</p> <p>For IPv4 frames, an error status is indicated if the Header Length field has a value less than 0x5 or the header length in the IPv4 packet against the number of header bytes received from the application are mismatch.</p> <p>For IPv6 frames, a header error is reported if the main header length is not 40 Bytes</p> <p>0: The MAC transmitter did not detect error in the IP datagram header</p> <p>1: The MAC transmitter detected an error in the IP datagram header</p>
15	ES	<p>Error summary bit</p> <p>Indicates the logical OR of the following bits:</p> <p>TDES0[14]: Jabber timeout</p> <p>TDES0[13]: Frame flush</p> <p>TDES0[11]: Loss of carrier</p> <p>TDES0[10]: No carrier</p> <p>TDES0[9]: Late collision</p> <p>TDES0[8]: Excessive collision</p> <p>TDES0[2]: Excessive deferral</p> <p>TDES0[1]: Underflow error</p> <p>TDES0[16]: IP header error</p> <p>TDES0[12]: IP payload error</p>
14	JT	<p>Jabber timeout bit</p> <p>Only set when the MAC configuration register's JD bit is not set</p> <p>0: No jabber timeout occurred</p> <p>1: The MAC transmitter has experienced a jabber timeout</p>
13	FRMF	<p>Frame flushed bit</p> <p>This bit sets to flush the Tx FIFO by software</p>
12	IPPE	<p>IP payload error bit</p> <p>The transmitter checks the payload length received in the IPv4 or IPv6 header against the actual number of TCP, UDP or ICMP packet bytes received from the application and issues an error status in case of a mismatch</p> <p>0: No IP payload error occurred</p> <p>1: MAC transmitter detected an error in the TCP, UDP, or ICMP IP datagram</p>

		payload
11	LCA	<p>Loss of carrier bit</p> <p>This is valid only for the frames transmitted without collision when the MAC operates in Half-duplex mode.</p> <p>0: No loss of carrier occurred</p> <p>1: A loss of carrier occurred during frame transmission (the MII_CRFS signal was inactive for one or more transmit clock periods during frame transmission)</p>
10	NCA	<p>No carrier bit</p> <p>0: PHY carrier sense signal is active</p> <p>1: The Carrier Sense signal from the PHY was not asserted during transmission</p>
9	LCO	<p>Late collision bit</p> <p>This bit is not valid if the Underflow Error bit is set</p> <p>0: No late collision occurred</p> <p>1: Frame transmission was aborted due to a collision occurring after the collision window (64 byte times, including preamble, in MII mode)</p>
8	ECO	<p>Excessive collision bit</p> <p>If the RTD (Retry disable) bit in the MAC Configuration register is set, this bit is set after the first collision, and the transmission of the frame is aborted.</p> <p>0: No excessive collision occurred</p> <p>1: The transmission was aborted after 16 successive collisions while attempting to transmit the current frame</p>
7	VFRM	<p>VLAN frame bit</p> <p>0: The transmitted frame was a normal frame</p> <p>1: The transmitted frame was a VLAN-type frame</p>
6:3	COCNT[3:0]	<p>Collision count bits</p> <p>This 4-bit counter value indicates the number of collisions occurring before the frame was transmitted. The count is not valid when the Excessive collisions bit (TDES0 [8]) is set</p>
2	EXD	<p>Excessive deferral bit</p> <p>This is valid when the Deferral check (DFC) bit in the MAC configuration register is set high</p> <p>0: No excessive deferral occurred</p> <p>1: The transmission has ended because of excessive deferral of over 24 288 bit times</p>
1	UFE	<p>Underflow error bit</p> <p>Underflow error indicates that the DMA encountered an empty transmit buffer while transmitting the frame. The transmission process enters the Suspended state and sets both Transmit underflow (ETH_DMA_STR [5]) and Transmit</p>

interrupt (ETH_DMA_STR [0]).

0: No Underflow error occurred

1: The MAC aborted the frame because data arrived late from the RAM memory

0 DB

Deferred bit

This bit is valid only in Half-duplex mode

0: No transmission Deferred occurred

1: The MAC defers before transmission because of the presence of the carrier

■ TDES1: Transmit descriptor Word1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved			TB2S[12:0]												
			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			TB1S[12:0]												
			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:29	Reserved	Must be kept at reset value
28:16	TB2S[12:0]	Transmit buffer 2 size bits These bits indicate the second data buffer size in bytes. This field is not valid if TDES0 [20] is set.
15:13	Reserved	Must be kept at reset value
12:0	TB1S[12:0]	Transmit buffer 1 size bits These bits indicate the first data buffer byte size in bytes. If this field is 0, the DMA ignores this buffer and uses Buffer 2 or the next descriptor, depending on the value of TCHM (TDES0 [20])

■ TDES2: Transmit descriptor Word2

TDES2 contains the address pointer to the first buffer of the descriptor or it contains time stamp data.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TB1AP/TTSL[31:16]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TB1AP/TTSL[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:0	TB1AP/TTSL[31:0]	Transmit buffer 1 address pointer / Transmit frame time stamp low bits These bits have two different functions: they indicate to the DMA the location

of data in memory, and after all data are transferred, the DMA can then use these bits to pass back time stamp data.

TB1AP: When the software makes this descriptor available to the DMA (the **BUSY** bit is set in **TDES0**), these bits indicate the physical address of Buffer 1. There is no limitation on the buffer address alignment. See Host data buffer alignment section for further details on buffer address alignment.

TTSL: Before it clears the **BUSY** bit in **TDES0**, the DMA updates this field with the 32 least significant bits of the time stamp captured for the corresponding transmit frame (overwriting the value for **TB1AP**). This field has the time stamp only if time stamping is activated for this frame (see **TTSEN**, **TDES0** bit 25) and if the Last segment control bit (**LSG**) in the descriptor is set.

■ TDES3: Transmit descriptor Word3

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TB2AP/TTSH[31:16]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TB2AP/TTSH[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:0	TB2AP/TTSH[31:0]	<p>Transmit buffer 2 address pointer (Next descriptor address) / Transmit frame time stamp high bits</p> <p>These bits have two different functions: they indicate to the DMA the location of data in memory, and after all data are transferred, the DMA can then use these bits to pass back time stamp data.</p> <p>TB2AP: When the software makes this descriptor available to the DMA (the BUSY bit is set in TDES0), these bits indicate the physical address of Buffer 2 when a descriptor ring structure is used. If the Second address chained (TDES1 [24]) bit is set, this address contains the pointer to the physical memory where the next descriptor is present. The buffer address pointer must be aligned to the bus width only when TDES1 [24] is set. (LSBs are ignored internally.)</p> <p>TTSH: Before it clears the BUSY bit in TDES0, the DMA updates this field with the 32 most significant bits of the time stamp captured for the corresponding transmit frame (overwriting the value for TB2AP). This field has the time stamp only if time stamping is activated for this frame (see TDES0 bit 25, TTSEN) and if the Last segment control bit (LSG) in the descriptor is set.</p>

Rx DMA configuration

Receiving process of receive DMA controller, as detailed below:

1. DMA receive descriptor is initialized, the **BUSY** bit is set after completion.

2. DMA enter the running state when the SRE bit (bit 1) in ETH_DMA_CTLR register is set. In this state, DMA will follow the order of the ring mode or chain modes according to settings to attempt to acquire receive descriptor. If the fetched descriptor is not free due to operation by cpu, the DMA enters the Suspend state and sets the receive buffer unavailable bits (ETH_DMA_STR [7]) to '1' and jumps to Step 9.
3. The DMA decodes the receive data buffer address from the acquired descriptors.
4. Processing the received frames and transfer data to the receive buffer from the Rx FIFO.
5. If the buffer is full or the frame transfer is complete, the Receive engine fetches the next descriptor from receive descriptor table.
6. If the current frame transfer is complete, the DMA proceeds to step 7. If the frame transfer is not complete (EOF is not yet transferred) and the DMA fails to fetch the next descriptor, the DMA sets the Descriptor error bit in RDES0 and closes the current descriptor (clears the BUSY bit) and marks it as intermediate by clearing the Last segment (LDES) bit in the RDES0 (marks it as last descriptor if flushing is enable), then proceeds to step 8. If the DMA fetched the next descriptor but the current frame transfer is not complete, the DMA closes the current descriptor as intermediate and returns to step 4.
7. If IEEE 1588 time stamping is enabled, the DMA writes the time stamp (if available) to the current descriptor's RDES2 and RDES3. It then takes the received frame's status and writes the status word to the RDES0, with the BUSY bit cleared and the LSG bit set.
8. In the suspended state, DMA will exit the suspended state jump to step 2 when the any value is written to receive poll enable register ETH_DMA_RPER or Rx FIFO receives the frame header of the next frame.

Note: If the time stamp function is enabled, but did not receive a valid timestamp value (for example, the receive FIFO overflow before unwritten time stamp), DMA writes all 1 to RDES2 and RDES3.

Receive descriptor acquisition

Descriptor acquisition is attempted if any of the following conditions is/are satisfied:

- When the DMA is placed in the Run state, the receive Start/Stop bit (ETH_DMA_CTLR register [1]) has been set immediately.
- The data buffer of the current descriptor is full before the end of the frame currently being transferred.
- Receiving the new frame after the receiving process pause due to the descriptor is owned by CPU (BUSY bit 0).
- Writing any value to receive poll enable register ETH_DMA_RPER.

Receive frame processing

The MAC transfers the received frames to the user memory only when the frame passes the address filter and the frame size is greater than or equal to the configurable threshold bytes set for the Rx FIFO, or when the complete frame is written to the FIFO in Store-and-forward mode. The Rx FIFO can be flushed due to the conflict, or receiving less than 64 bytes of frame caused by premature stop. When DMA starts to read the receive FIFO data, it sets the FDES bit in RDES0 of the current descriptor (RDES0 [9]), indicating that the first part of the frame is stored in the descriptor cache. The descriptors are released and the BUSY (RDES0[31]) bit is reset, when the data buffer fills up or the frame transfers complete. If the frame is contained in a single descriptor, both the LDES (RDES0[8]) and FDES (RDES0[9]) bits are set. The application can obtain the length of the received frames by reading FRML domain of RDES0. If the DINTC bit in RDES1 (bit 31) of receive descriptor is not set, DMA sets Receive interrupt bit (ETH_DMA_STR [6]) when reception complete successfully, at this time if the related interrupt source is not masked, application enters the interrupt handling function. The same process repeats unless the DMA encounters a descriptor that the BUSY bit is reset. If this occurs, the receive process sets the receive buffer unavailable bit (ETH_DMA_STR register [7]) and then enters the Suspend state. The position in the receive table is retained.

Processing after Receive polling suspended

If the DMA receives the new frame after receiving process is suspended, DMA attempts to regain the current descriptor has been suspended. If the descriptor is now owned by the DMA, the receive process re-enters the Run state and starts frame reception. If the descriptor is still owned by CPU, while the DAFRF bit (bit 24) in the DMA control register ETH_DMA_CTRL is not set (the default state), DMA discards the frame at the top of the Rx FIFO, and the missed frame counter is incremented by 1. If more than one frame is stored in the Rx FIFO, the process repeats. The DMA can be prevented to discard or flush of the frame at the top of the Rx FIFO by setting the ETH_DMA_CTRL register bit 24 (DAFRF). At the same time, the receive process sets the receive buffer unavailable status bit and returns to the Suspend state.


Receive DMA descriptor with IEEE1588 time stamp format

If the IEEE1588 function enabled, the MAC controller writes the time stamp value to RDES2 and RDES3 before a frame with time stamp reception complete and the DMA cleans the BUSY bit.

Rx DMA descriptors

The descriptor structure consists of four 32-bit words. The descriptions of RDES0, RDES1, RDES2 and RDES3 are given below.

Figure 10-9 Receive descriptor



■ **RDES0: Receive descriptor Word0**

RDES0 contains the received frame status, the frame length and the descriptor ownership information.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BUSY		DAFF		FRML[13:0]											
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERRS	DERR	SAFF	LERR	OERR	VTAG	FDES	LDES	IPHCERR	LCO	FRMT	RWDT	RERR	DBERR	CERR	PCERR
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	BUSY	<p>BUSY bit</p> <p>The DMA clears this bit either when it completes the frame reception or when the buffers that are associated with this descriptor are full</p> <p>0: The descriptor is owned by the CPU 1: The descriptor is owned by the DMA</p>
30	DAFF	<p>Destination address filter fail bit</p> <p>0: No destination address filter does not pass occurred 1: A frame that failed the DA filter in the MAC Core</p>
29:16	FRML[13:0]	<p>Frame length bits</p> <p>These bits indicate the byte length of the received frame that was transferred to host memory(including CRC). This field is valid only when last descriptor (RDES0[8]) is set and descriptor error(RDES0[14]) is reset.This field is valid when last descriptor (RDES0[8]) is set. When the last descriptor and error summary bits are not set, this field indicates the accumulated number of bytes that have been transferred for the current frame.</p>
15	ERRS	<p>Error summary bit</p> <p>This field is valid only when the last descriptor (RDES0[8]) is set. Indicates the logical OR of the following bit:</p> <p>RDES0[1]: CRC error</p>

		RDES0[3]: Receive error
		RDES0[4]: Watchdog timeout
		RDES0[6]: Late collision
		RDES0[7]: Giant frame (This is not applicable when RDES0[7] indicates an IPv4 header checksum error.)
		RDES0[11]: Overflow error
		RDES0[14]: Descriptor error.
14	DERR	<p>Descriptor error bit</p> <p>This field is valid only when the last descriptor (RDES0[8]) is set</p> <p>0: No descriptor error occurred</p> <p>1: Caused by a frame that does not fit within the current descriptor buffers, and that the DMA does not own the next descriptor</p>
13	SAFF	<p>Source address filter fail bit</p> <p>0: No source address filter fail occurred</p> <p>1: the SA field of frame failed the SA filter in the MAC Core</p>
12	LERR	<p>Length error bit</p> <p>This bit is valid only when the Frame type (RDES0[5]) bit is reset</p> <p>0: No length error occurred</p> <p>1: The actual length of the received frame does not match the value in the Length/ Type field</p>
11	OERR	<p>Overflow error bit</p> <p>0: No length error occurred</p> <p>1: The received frame was damaged due to buffer overflow</p>
10	VTAG	<p>VLAN tag bit</p> <p>0: Received frame is normal frame</p> <p>1: The frame pointed to by this descriptor is a VLAN frame tagged by the MAC core</p>
9	FDES	<p>First descriptor bit</p> <p>This bit is used only in ring mode</p> <p>0: The current descriptor is not the first of descriptor table</p> <p>1: This descriptor contains the first buffer of the frame. If the size of the first buffer is 0, the second buffer contains the beginning of the frame. If the size of the second buffer is also 0, the next descriptor contains the beginning of the frame</p>
8	LDES	<p>Last descriptor bit</p> <p>0: The current descriptor is not the last of descriptor table</p> <p>1: The buffers pointed to by this descriptor are the last buffers of the frame</p>
7	IPHCERR	<p>IPv header checksum error bit</p> <p>This error can be due to inconsistent Ethernet Type field and IP header Version field values, a header checksum mismatch in IPv4, or an Ethernet</p>

		frame lacking the expected number of IP header bytes. 0: No IPv header checksum error occurred 1: An error in the IPv4 or IPv6 header
6	LCO	Late collision bit 0: No late collision occurred 1: A late collision has occurred while receiving the frame in Halfduplex mode
5	FRMT	Frame type bit This bit is not valid for Runt frames less than 14 bytes 0: The received frame is an IEEE802.3 frame 1: The receive frame is an Ethernet-type frame (the LT field is greater than or equal to 0x0600)
4	RWDT	Receive watchdog timeout 0: No receive watchdog timeout occurred 1: The receive watchdog timer has expired while receiving the current frame and the current frame is truncated after the watchdog timeout
3	RERR	Receive error bit Only set when the MAC configuration register's JBD bit is not set 0: No receive error occurred 1: The RX_ERR signal is asserted while RX_DV is asserted during frame reception
2	DBERR	Dribble bit error bit This bit is valid only in MII mode 0: No dribble bit error occurred 1: The received frame has a non-integer multiple of bytes (odd nibbles)
1	CERR	CRC error bit This field is valid only when the last descriptor (RDES0[8]) is set 0: No CRC error occurred 1: A cyclic redundancy check (CRC) error occurred on the received frame
0	PCERR	Payload checksum error bit 0: No payload checksum error occurred 1: The TCP, UDP or ICMP checksum the core calculated does not match the received encapsulated TCP, UDP or ICMP segment's Checksum field or when the received number of payload bytes does not match the value indicated in the Length field of the encapsulated IPv4 or IPv6 datagram in the received Ethernet frame

The following table shows the bit 7, bit 5, bit 0 value in RDES0 meaning:

Table 10-6 Error status in RDES0

Bit 7: head	Bit 5:frame	Bit 0:	Frame status
-------------	-------------	--------	--------------

checksum error	type	payload checksum error	
0	0	0	IEEE 802.3 Type frame (Length field value is less than 0x0600.)
0	0	1	IPv4/IPv6 Type frame with no IP header checksum error and the payload check bypassed, due to an unsupported payload
0	1	0	IPv4/IPv6 Type frame, no checksum error detected
0	1	1	IPv4/IPv6 Type frame with a payload checksum error (as described for PCERR) detected
1	0	0	Reserved
1	0	1	A Type frame that is neither IPv4 or IPv6 (the checksum offload engine bypasses checksum completely.)
1	1	0	IPv4/IPv6 Type frame with an IP header checksum error (as described for IPHCERR) detected
1	1	1	IPv4/IPv6 Type frame with both IP header and payload checksum errors detected


■ RDES1: Receive descriptor Word1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DINTC	Reserved			RB2S[12:0]											
rw			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RERM	RCHM	Reserved			RB1S[12:0]										
rw	rw			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	DINTC	Disable interrupt on completion bit 0: RS bit in ETH_DMA_STR register will normally set after receiving the completed, then if enabled the corresponding interrupt, the interrupt will trigger. 1: RS bit in ETH_DMA_STR register will is not set after receiving the completed, so the corresponding interrupt will not be triggered
30:29	Reserved	Must be kept at reset value
28:16	RB2S[12:0]	Receive buffer 2 size bits The second data buffer size, in bytes. The buffer size must be a multiple of 4, 8, or 16, depending on the bus widths (32, 64 or 128, respectively), even if the value of RDES3 (buffer2 address pointer) is not aligned to bus width. If the buffer size is not an appropriate multiple of 4, 8 or 16, the resulting behavior is undefined. This field is not valid if RDES1 [14] is set
15	RERM	Receive end of ring bit

		0: Unused ring mode or the current descriptor is not the last descriptor in descriptor table
		1: The descriptor table reached its final descriptor. The DMA returns to the base address of the list
14	RCHM	<p>Second address chained mode bit</p> <p>0: Unused chain mode, the descriptor in the second address points to the second buffer address.</p> <p>1: The second address in the descriptor is the next descriptor address rather than the second buffer address. When this bit is set, RBS2 (RDES1 [28:16]) is a “don’t care” value. RDES1[15] takes precedence over RDES1[14]</p>
13	Reserved	Must be kept at reset value
12:0	RB1S[12:0]	<p>Receive buffer 1 size bits</p> <p>The first data buffer size in bytes. The buffer size must be a multiple of 4, 8 or 16, depending upon the bus widths (32, 64 or 128), even if the value of RDES2 (buffer1 address pointer) is not aligned. When the buffer size is not a multiple of 4, 8 or 16, the resulting behavior is undefined. If this field is 0, the DMA ignores this buffer and uses Buffer 2 or next descriptor depending on the value of RCHM (bit 14)</p>

■ RDES2: Receive descriptor Word2




Bits	Fields	Descriptions
31:0	RB1AP/RTSL[31:0]	<p>Receive buffer 1 address pointer / Receive frame time stamp low bits</p> <p>These bits take on two different functions: the application uses them to indicate to the DMA where to store the data in memory, and then after transferring all the data the DMA may use these bits to pass back time stamp data.</p> <p>RB1AP: When the software makes this descriptor available to the DMA (at the moment that the BUSY bit is set to 1 in RDES0), these bits indicate the physical address of Buffer 1. There are no limitations on the buffer address alignment except for the following condition: the DMA uses the configured value for its address generation when the RDES2 value is used to store the start of frame. Note that the DMA performs a write operation with the RDES2 [3/2/1:0] bits as 0 during the transfer of the start of frame but the frame data is shifted as per the actual Buffer address pointer.</p> <p>The DMA ignores RDES2 [3/2/1:0] (corresponding to bus width of 128/64/32) if the address pointer is to a buffer where the middle or last part of the frame</p>

is stored.

RTSL: Before it clears the BUSY bit in RDES0, the DMA updates this field with the 32 leastsignificant bits of the time stamp captured for the corresponding receive frame (overwriting the value for RB1AP). This field has the time stamp only if time stamping is activated for this frame and if the Last segment control bit (LSG) in the descriptor is set

■ RDES3: Receive descriptor Word3

RDES3 contains the address pointer either to the second data buffer in the descriptor or to the next descriptor, or it contains time stamp data.



Bits	Fields	Descriptions
31:0	RB2AP/RTSH[31:0]	<p>Receive buffer 2 address pointer (next descriptor address) / Receive frame time stamp high bits</p> <p>These bits take on two different functions: the application uses them to indicate to the DMA the location of where to store the data in memory, and then after transferring all the data the DMA may use these bits to pass back time stamp data.</p> <p>RB2AP: When the software makes this descriptor available to the DMA (at the moment that the BUSY bit is set to 1 in RDES0), these bits indicate the physical address of buffer 2 when a descriptor ring structure is used. If the second address chained (RDES1 [24]) bit is set, this address contains the pointer to the physical memory where the next descriptor is present. If RDES1 [24] is set, the buffer (next descriptor) address pointer must be bus width-aligned (RDES3 [3, 2, or 1:0] = 0, corresponding to a bus width of 128, 64 or 32. LSBs are ignored internally.) However, when RDES1 [24] is reset, there are no limitations on the RDES3 value, except for the following condition: the DMA uses the configured value for its buffer address generation when the RDES3 value is used to store the start of frame. The DMA ignores RDES3 [3, 2, or 1:0] (corresponding to a bus width of 128, 64 or 32) if the address pointer is to a buffer where the middle or last part of the frame is stored.</p> <p>RTSH: Before it clears the BUSY bit in RDES0, the DMA updates this field with the 32 most significant bits of the time stamp captured for the corresponding receive frame (overwriting the value for RB2AP). This field has the time stamp only if time stamping is activated and if the Last segment control bit (LSG) in the descriptor is set</p>

10.3.7. Ethernet interrupts

Ethernet module, a total of two interrupt vectors, one for normal Ethernet operation, and another for Ethernet wake-up events mapped to the EXTI line19 (detection wake-up frame or Magic Packet).

The first interrupt vector for interrupts generated by the MAC and DMA, details see Section "MAC interrupt" and Section "DMA interrupt".


The second interrupt vector for interrupt generated by WUM module wake event. Wake-up event mapped to EXTI line 19, if enabled WUM interrupts and interrupt of rising the EXTI line 19, wake-up event occurs can make GD32F20x microcontroller exit the low-power mode, while the two interrupt will be triggered.

Note: Reading WUM register will automatically clear wake-up frame received and Magic Packet received interrupt flag. However, since the registers for these flags are in the CLK_RX domain, there may be a significant delay before these flags is cleared by reading WUM register. If the RX clock is slow (in 10 Mbit mode) and the AHB bus is high-frequency, the delay is especially long. Thus the CPU may spuriously call the interrupt routine a second time even after reading ETH_MAC_WUMR. Thus, it may be necessary that the firmware waits the Wakeup Frame Received and Magic Packet Received bits are found to be at '0', then exits the interrupt service routine.

MAC interrupts

MAC controller has multiple interrupt trigger source. ETH_MAC_ISR register describes all types of interrupts can be generated. Users can set interrupt mask register ETH_MAC_IMR in the corresponding bit to prevent an event triggered interrupts.

Figure 10-10 MAC module interrupt masking scheme




DMA interrupts

DMA can generate interrupts according to action can be divided into normal and abnormal types. ETH_DMA_STR register contains all can trigger an interrupt bit and ETH_DMA_IER register contains the interrupt enable bit.

Since all interrupt sources share one interrupt vector, at the same time interrupt source generating events only can generate one interrupt. The driver must scan the ETH_DMA_STR register for the cause of the interrupt, and remove the corresponding bits of the ETH_DMA_STR register correctly in the end of the program.

Figure 10-11 Interrupt scheme



10.4. Ethernet register descriptions

10.4.1. Ethernet MAC configuration register (ETH_MAC_CFR)

Address offset: 0x0000

Reset value: 0x0000 8000

The MAC configuration register is the operation mode register of the MAC. It establishes receive and transmit operating modes.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved								WDD	JBD	Reserved			IG[2:0]		CSD	
								rw	rw				rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Res	SPD	ROD	LBM	DPM	IP4CO	RTD	Res	APCD	BOL[1:0]		DFC	TEN	REN	Reserved		
rw		rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw		

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23	WDD	Watchdog disable bit 0: The MAC allows no more than 2 048 bytes of the frame being received and cuts off any bytes received after that 1: The MAC disables the watchdog timer on the receiver, and can receive frames of up to 16 384 bytes
22	JBD	Jabber disable bit 0: The MAC cuts off the transmitter if the application sends out more than 2 048 bytes of data during transmission 1: The MAC disables the jabber timer on the transmitter, and can transfer frames of up to 16 384 bytes
21:20	Reserved	Must be kept at reset value
19:17	IG[2:0]	Interframe gap bits These bits control the minimum interframe gap between frames during transmission. 000: 96 bit times 001: 88 bit times 010: 80 bit times 111: 40 bit times Note: In Half-duplex mode, the minimum IG can be configured for 64 bit times (IG = 100) only. Lower values are not considered
16	CSD	Carrier sense disable bit 0: The MAC transmitter generates such errors due to Carrier Sense and even aborts the transmissions

		1: The MAC transmitter ignores the MII CRS signal during frame transmission in Half-duplex mode. No error is generated due to Loss of Carrier or No Carrier during such transmission
15	Reserved	Must be kept at reset value
14	SPD	Fast Ethernet speed bit Indicates the speed in Fast Ethernet (MII) mode: 0: 10 Mbit/s 1: 100 Mbit/s
13	ROD	Receive own disable bit This bit is not applicable if the MAC is operating in Full-duplex mode 0: The MAC disables the reception of frames in Half-duplex mode 1: The MAC receives all packets that are given by the PHY while transmitting
12	LBM	Loopback mode bit 0: The MAC operates in normal mode 1: The MAC operates in loopback mode at the MII. The MII receive clock input (RX_CLK) is required for the loopback to work properly, as the transmit clock is not looped-back internally
11	DPM	Duplex mode bit 0: Half-duplex mode enable 1: Full-duplex mode enable
10	IP4CO	IPv4 checksum offload bit 0: The checksum offload function in the receiver is disabled 1: IPv4 checksum checking for received frame payloads' TCP/UDP/ICMP headers enable
9	RTD	Retry disable bit This bit is applicable only in the Half-duplex mode 0: The MAC attempts retries based on the settings of BOL 1: The MAC attempts only 1 transmission. When a collision occurs on the MII, the MAC ignores the current frame transmission and reports a Frame Abort with excessive collision error in the transmit frame status
8	Reserved	
7	APCD	Automatic pad/CRC drop bit 0: The MAC passes all incoming frames unmodified 1: The MAC strips the Pad/FCS field on incoming frames only if the length's field value is less than or equal to 1 500 bytes. All received frames with length field greater than or equal to 1 501 bytes are passed on to the application without stripping the Pad/FCS field
6:5	BOL[1:0]	Back-off limit bits The Back-off limit determines the random integer number (r) of slot time

delays (4 096 bit times for 1000 Mbit/s and 512 bit times for 10/100 Mbit/s) the MAC waits before rescheduling a transmission attempt during retries after a collision.

Note: This bit is applicable only to Half-duplex mode.

00: $k = \min(n, 10)$

01: $k = \min(n, 8)$

10: $k = \min(n, 4)$

11: $k = \min(n, 1)$,

$n =$ retransmission attempt. The random integer r takes the value in the range $0 \leq r < 2^k$


4	DFC	<p>Deferral check bit</p> <p>This bit is applicable only in Half-duplex mode</p> <p>0: The deferral check function is disabled and the MAC defers until the CRS signal goes inactive.</p> <p>1: The deferral check function is enabled in the MAC. The MAC issues a Frame Abort status, along with the excessive deferral error bit set in the transmit frame status when the transmit state machine is deferred for more than 24 288 bit times in 10/100 Mbit/s mode. Deferral begins when the transmitter is ready to transmit, but is prevented because of an active CRS (carrier sense) signal on the MII. Deferral time is not cumulative. If the transmitter defers for 10 000 bit times, then transmits, collides, backs off, and then has to defer again after completion of back-off, the deferral timer resets to 0 and restarts</p>
3	TEN	<p>Transmitter enable bit</p> <p>0: The MAC transmit state machine is disabled after the completion of the transmission of the current frame, and does not transmit any further frames</p> <p>1: The transmit state machine of the MAC is enabled for transmission</p>
2	REN	<p>Receiver enable bit</p> <p>0: The MAC receive state machine is disabled after the completion of the reception of the current frame, and will not receive any further frames</p> <p>1: The MAC receiver state machine is enabled for receiving frames</p>
1:0	Reserved	

10.4.2. Ethernet MAC frame filter register (ETH_MAC_FRMFR)

Address offset: 0x0004

Reset value: 0x0000 0000

The MAC frame filter register contains the filter controls for receiving frames



rw

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved					HPFLT	SAFLT	SAIFLT	PCFRM[1:0]	BFRMD	MFD	DAIFLT	HMF	HUF	PM	
					rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits	Fields	Descriptions
31	FD	Filter disable bit 0: The MAC receiver forwards to the application only those frames that have passed the SA/DA address filter 1: The MAC receiver forwards all received frames to the application, irrespective of whether they have passed the address filter. The result of the SA/DA filtering is updated (pass or fail) in the corresponding bits in the receive status word
30:11	Reserved	Must be kept at reset value
10	HPFLT	Hash or perfect filter bit 0: If the HUF or HMF bit is set, only frames that match the Hash filter are passed 1: If the HMF or HUF bit is set, the address filter passes frames that match either the perfect filtering or the hash filtering
9	SAFLT	Source address filter bit The MAC core compares the SA field of the received frames with the values programmed in the enabled SA registers. If the comparison matches, then the SA Match bit in the RxStatus word is set high 0: Source address filter enable disable 1: Source address filter enable
8	SAIFLT	Source address inverse filtering bit 0: Source address inverse filtering disable 1: Source address inverse filtering enable. The frames whose SA matches the SA registers are marked as failing the SA address filter
7:6	PCFRM[1:0]	Pass control frames bits These bits control the forwarding of all control frames (including unicast and multicast PAUSE frames). Note that the processing of PAUSE control frames depends only on RFCEN in ETH_MAC_FCTLR[2] 00 or 01: MAC prevents all control frames from reaching the application 10: MAC forwards all control frames to application even if they fail the address filter 11: MAC forwards control frames that pass the address filter
5	BFRMD	Broadcast frames disable bit 0: The address filters pass all received broadcast frames 1: The address filters filter all incoming broadcast frames
4	MFD	Multicast filter disable bit

		0: Filtering of multicast frame depends on the HMF bit 1: All received frames with a multicast destination address (first bit in the destination address field is '1') are passed
3	DAIFLT	Destination address inverse filtering bit 0: Destination address inverse filtering disable 1: Destination address inverse filtering enable
2	HMF	Hash multicast filter bit 0: The MAC performs a perfect destination address filtering for multicast frames, that is, it compares the DA field with the values programmed in DA registers. 1: MAC performs destination address filtering of received multicast frames according to the hash table
1	HUF	Hash unicast filter bit 0: The MAC performs a perfect destination address filtering for unicast frames, that is, it compares the DA field with the values programmed in DA registers 1: MAC performs destination address filtering of unicast frames according to the hash table
0	PM	Promiscuous mode bit 0: Promiscuous mode disable 1: Promiscuous mode enable, the address filters pass all incoming frames regardless of their destination or source address. The SA/DA filter fails status bits in the receive status word are always cleared when PM is set

10.4.3. Ethernet MAC hash list high register (ETH_MAC_HLHR)

Address offset: 0x0008

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
HLH[31:16]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HLH[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:0	HLH[31:0]	Hash list high bits This field contains the upper 32 bits of Hash list

10.4.4. Ethernet MAC hash list low register (ETH_MAC_HLLR)

Address offset: 0x000C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
HLL[31:16]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HLL[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:0	HLL[31:0]	Hash list low bits This field contains the lower 32 bits of the Hash list

10.4.5. Ethernet MAC PHY address register (ETH_MAC_PHYAR)

Address offset: 0x0010

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA[4:0]				PR[4:0]				Res	CLR[2:0]			PW	PB		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rc_w1

Bits	Fields	Descriptions																		
31:16	Reserved	Must be kept at reset value																		
15:11	PA[4:0]	PHY address bits These bits tell which of the 32 possible PHY devices are being accessed																		
10:6	PR[4:0]	PHY register bits These bits select the desired PHY register in the selected PHY device																		
5	Reserved																			
4:2	CLR[2:0]	Clock range bits The CLR clock range selection determines the HCLK frequency and is used to decide the frequency of the MDC clock: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Selection</th> <th>HCLK</th> <th>MDC Clock</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>60-90 MHz</td> <td>HCLK/42</td> </tr> <tr> <td>001</td> <td>90-108MHz</td> <td>HCLK/64</td> </tr> <tr> <td>010</td> <td>20-35 MHz</td> <td>HCLK/16</td> </tr> <tr> <td>011</td> <td>35-60 MHz</td> <td>HCLK/26</td> </tr> <tr> <td>100, 101, 110, 111</td> <td>Reserved</td> <td>-</td> </tr> </tbody> </table>	Selection	HCLK	MDC Clock	000	60-90 MHz	HCLK/42	001	90-108MHz	HCLK/64	010	20-35 MHz	HCLK/16	011	35-60 MHz	HCLK/26	100, 101, 110, 111	Reserved	-
Selection	HCLK	MDC Clock																		
000	60-90 MHz	HCLK/42																		
001	90-108MHz	HCLK/64																		
010	20-35 MHz	HCLK/16																		
011	35-60 MHz	HCLK/26																		
100, 101, 110, 111	Reserved	-																		
1	PW	PHY write bit 0: Read operation from PHY																		


1: Write operation to PHY

0 PB PHY busy bit
 This bit is set by the application to indicate that a reads or writes access is in progress. Cleared by the MAC after operation complete. This bit should read a logic 0 before writing to ETH_MAC_PHYAR and ETH_MAC_PHYDR

10.4.6. Ethernet MAC MII data register (ETH_MAC_PHYDR)

Address offset: 0x0014

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15:0	PD[15:0]	PHY data bits This contains the 16-bit data value read from the PHY after a Read operation, or the 16-bit data value to be written to the PHY before a Write operation

10.4.7. Ethernet MAC flow control register (ETH_MAC_FCTLR)

Address offset: 0x0018

Reset value: 0x0000 0000

The Flow control register controls the generation and reception of the control (Pause Command) frames by the MAC.



Bits	Fields	Descriptions
31:16	PTM[15:0]	Pause time bits This field holds the value to be used in the Pause Time field in the transmit control frame
15:8	Reserved	Must be kept at reset value


7	ZQPD	<p>Zero-quanta pause disable bit</p> <p>0: Normal operation with automatic Zero-quanta pause control frame generation is enabled</p> <p>1: Disables the automatic generation of Zero-quanta pause control frames on the deassertion of the flow-control signal</p>										
6	Reserved	Must be kept at reset value										
5:4	PLTS[1:0]	<p>Pause low threshold bits</p> <p>This field configures the threshold of the Pause timer at which the Pause frame is automatically retransmitted. The threshold values should always be less than the Pause Time configured in bits[31:16]. For example, if PTM = 100H (256 slot-times), and PLTS = 01, then a second PAUSE frame is automatically transmitted if initiated at 228 (256 – 28) slottimes after the first PAUSE frame is transmitted.</p> <table border="0" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">Selection</th> <th style="text-align: center;">Threshold</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00</td> <td>Pause time minus 4 slot times</td> </tr> <tr> <td style="text-align: center;">01</td> <td>Pause time minus 28 slot times</td> </tr> <tr> <td style="text-align: center;">10</td> <td>Pause time minus 144 slot times</td> </tr> <tr> <td style="text-align: center;">11</td> <td>Pause time minus 256 slot times</td> </tr> </tbody> </table> <p>Slot time is defined as time taken to transmit 512 bits (64 bytes) on the MII interface</p>	Selection	Threshold	00	Pause time minus 4 slot times	01	Pause time minus 28 slot times	10	Pause time minus 144 slot times	11	Pause time minus 256 slot times
Selection	Threshold											
00	Pause time minus 4 slot times											
01	Pause time minus 28 slot times											
10	Pause time minus 144 slot times											
11	Pause time minus 256 slot times											
3	UPFDT	<p>Unicast pause frame detect bit</p> <p>0: The MAC detects only a Pause frame with the unique multicast address specified in the 802.3x standard</p> <p>1: The MAC detects the Pause frames with the station's unicast address specified in the ETH_MAC_ADDR0H and ETH_MAC_ADDR0L registers, in addition to detecting Pause frames with the unique multicast address</p>										
2	RFCEN	<p>Receive flow control enable bit</p> <p>0: The decode function of the Pause frame is disabled</p> <p>1: The MAC decodes the received Pause frame and disables its transmitter for a specified (Pause Time) time</p>										
1	TFCEN	<p>Transmit flow control enable bit</p> <p>0: The flow control operation in the MAC is disabled, and the MAC does not transmit any Pause frames in Full-duplex mode or the back pressure feature is disabled in Half-duplex mode</p> <p>1: The MAC enables the flow control operation to transmit Pause frames in Full-duplex mode or the MAC enables the back-pressure operation in Half-duplex mode</p>										
0	FLCB/BKPA	<p>Flow control busy/back pressure activate bit</p> <p>This bit initiates a Pause Control frame in Full-duplex mode and activates the back pressure function in Half-duplex mode if TFCEN bit is set.</p> <p>In Half-duplex mode, when this bit is set (and TFCEN is set), back pressure is</p>										

asserted by the MAC core. During back pressure, when the MAC receives a new frame, the transmitter starts sending a JAM pattern resulting in a collision. In Full-duplex mode, this bit should be read as 0 before writing to the Flow control register. This bit is set to initiate a Pause control frame. During a transfer of the Control frame, this bit continues to be set to signify that a frame transmission is in progress. After completion of the Pause control frame transmission, the MAC resets this bit to 0. The Flow control register should not be written to until this bit is cleared.

10.4.8. Ethernet MAC flow control threshold register (ETH_MAC_FCTHR)

Address offset: 0x1080

Reset value: 0x0000 0015



Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value
6:4	RFD[2:0]	Threshold of deactive flow control This field configures the threshold of the deactive flow control. The value should always be less than the Threshold of active flow control value configured in bits [2:0]. When the value of the unprocessed data in Rx FIFO is less than this value configured, the flow control function will deactive. 000: 256 bytes 001: 512 bytes 010: 768 bytes 011: 1024 bytes 100: 1280 bytes 101: 1536 bytes 110: 1792 bytes 111: 1792 bytes
3	Reserved	Must be kept at reset value
2:0	RFA[2:0]	Threshold of active flow control This field configures the threshold of the active flow control. If flow control function enable, when the value of the unprocessed data in Rx FIFO is more than this value configured, the flow control function will active. 000: 256 bytes 001: 512 bytes


- 010: 768 bytes
- 011: 1024 bytes
- 100: 1280 bytes
- 101: 1536 bytes
- 110: 1792 bytes
- 111: 1792 bytes

10.4.9. Ethernet MAC VLAN tag register (ETH_MAC_VLTR)

Address offset: 0x001C

Reset value: 0x0000 0000

The VLAN tag register contains the IEEE 802.1Q VLAN Tag to identify the VLAN frames. The MAC compares the 13th and 14th bytes of the receiving frame (Length/Type) with 0x8100, and the following 2 bytes are compared with the VLAN tag; if a match occurs, the received VLAN bit in the receive frame status is set. The legal length of the frame is increased from 1518 bytes to 1522 bytes.



Bits	Fields	Descriptions
31:17	Reserved	Must be kept at reset value
16	VLTC	<p>12-bit VLAN tag comparison bit</p> <p>0: All 16 bits of the received VLAN frame's fifteenth and sixteenth bytes are used for comparison.</p> <p>1: A 12-bit VLAN identifier, rather than the complete 16-bit VLAN tag, is used for comparison and filtering. Bits [11:0] of the VLAN tag are compared with the corresponding field in the received VLAN-tagged frame</p>
15:0	VLTl[15:0]	<p>VLAN tag identifier (for receive frames) bits</p> <p>This contains the 802.1Q VLAN tag to identify VLAN frames</p> <p>If VLTl (VLTl [11:0] if VLTC is set) is all zeros, the MAC does not check the fifteenth and sixteenth bytes for VLAN tag comparison, and declares all frames with a Type field value of 0x8100 as VLAN frames</p>

10.4.10. Ethernet MAC remote wakeup frame filter register (ETH_MAC_RWFFR)

Address offset: 0x0028

Reset value: 0x0000 0000

The Wakeup frame filter register is actually a pointer to eight (not transparent) such wakeup frame filter registers. Eight sequential write operations to this address with the offset (0x0028)

will write all wakeup frame filter registers. Eight sequential read operations from this address with the offset (0x0028) will read all wakeup frame filter registers. This register contains the higher 16 bits of the 7th MAC address. Refer to Remote wakeup frame filter register section for additional information.

Figure 10-12 Wakeup frame filter register

Wakeup frame filter reg0	Filter 0 Byte Mask							
Wakeup frame filter reg1	Filter 1 Byte Mask							
Wakeup frame filter reg2	Filter 2 Byte Mask							
Wakeup frame filter reg3	Filter 3 Byte Mask							
Wakeup frame filter reg4	Res	Filter 3 Command	Res	Filter 2 Command	Res	Filter 1 Command	Res	Filter 0 Command
Wakeup frame filter reg5	Filter 3 Offset		Filter 2 Offset		Filter 1 Offset		Filter 0 Offset	
Wakeup frame filter reg6	Filter 1 CRC - 16				Filter 0 CRC - 16			
Wakeup frame filter reg7	Filter 3 CRC - 16				Filter 2 CRC - 16			

10.4.11. Ethernet MAC WUM register (ETH_MAC_WUMR)

Address offset: 0x002C

Reset value: 0x0000 0000

The ETH_MAC_WUMR programs the request wakeup events and monitors the wakeup events.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
WUFRPR	Reserved															
rs																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved							GU	Reserved		WUFR	MPKR	Reserved		WFEN	MPEN	PWD
							rw			rc_r	rc_r			rw	rw	rs

Bits	Fields	Descriptions
31	WUFRPR	Wakeup frame filter register pointer reset bit When set, it resets the Remote wakeup frame filter register pointer to 0. It is automatically cleared after 1 clock cycle
30:10	Reserved	Must be kept at reset value
9	GU	Global unicast bit When set, it enables any unicast packet passed address filtering recognition to be a wakeup frame
8:7	Reserved	Must be kept at reset value

6	WUFR	Wakeup frame received bit This bit is cleared when this register is read 0: Do not receive the wake-up frame 1: The wakeup event was generated due to reception of a wakeup frame
5	MPKR	Magic packet received bit This bit is cleared when this register is read 0: Do not receive the Magic Packet 1: The wakeup event was generated by the reception of a Magic Packet
4:3	Reserved	Must be kept at reset value
2	WFEN	Wakeup frame enable bit 0: Disable the generation of a wakeup event due to wakeup frame reception 1: Enable the generation of a wakeup event due to wakeup frame reception
1	MPEN	Magic Packet enable bit 0: Disable the generation of a wakeup event due to Magic Packet reception 1: Enable the generation of a wakeup event due to Magic Packet reception
0	PWD	Power down bit When this bit is set, MAC drops all received frames. This bit is cleared automatically when a magic packet or wakeup frame is received, and Power-down mode is disabled

10.4.12. Ethernet MAC interrupt status register (ETH_MAC_ISR)

Address offset: 0x0038

Reset value: 0x0000 0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						TMST	Reserved		MSCT	MSCR	MSC	WUM	Reserved		
						rc_r			r	r	r	r			


Bits	Fields	Descriptions
15:10	Reserved	Must be kept at reset value
9	TMST	Time stamp trigger status bit This bit is cleared when this register is read 0: The system time value less than the value specified in the Target time high and low registers 1: The system time value equals or exceeds the value specified in the Target time high and low registers
8:7	Reserved	Must be kept at reset value
6	MSCT	MSC transmit status bit 0: All the bits in this interrupt register (ETH_MSC_TISR) are cleared 1: An interrupt is generated in the ETH_MSC_TISR Register

5	MSCR	MSC receive status bit 0: All the bits in this interrupt register (ETH_MSC_RISR) are cleared 1: An interrupt is generated in the ETH_MSC_RISR register
4	MSC	MSC status bit 0: Both MSCT and MSCR bits in this register are low 1: Any of bits 6:5 is set high
3	WUM	WUM status bit This bit is cleared when both bits[6:5], of this last register, are cleared due to a read operation to the ETH_MAC_WUMR register 0: Wake-up frame or Magic Packet is not received 1: A Magic packet or Wake-on-LAN frame is received in Power-down Mode
2:0	Reserved	Must be kept at reset value

10.4.13. Ethernet MAC interrupt mask register (ETH_MAC_IMR)

Address offset: 0x003C

Reset value: 0x0000 0000




Bits	Fields	Descriptions
15:10	Reserved	Must be kept at reset value
9	TMSTIM	Time stamp trigger interrupt mask bit 0: Enable the time stamp interrupt generation 1: Disable the time stamp interrupt generation
8:4	Reserved	Must be kept at reset value
3	WUMIM	WUM interrupt mask bit 0: Enable the interrupt signal due to the setting of the WUM 1: Disable the interrupt signal due to the setting of the WUM Status bit in ETH_MAC_ISR
2:0	Reserved	Must be kept at reset value

10.4.14. Ethernet MAC address 0 high register (ETH_MAC_ADDR0H)

Address offset: 0x0040

Reset value: 0x0010 FFFF



ADDR0H[15:0]
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw

Bits	Fields	Descriptions
31	MO	Always 1
30:16	Reserved	Must be kept at reset value
15:0	ADDR0H[15:0]	MAC address0 high[47:32] bits This field contains the upper 16 bits (47:32) of the 6-byte MAC address0. This is used by the MAC for filtering for received frames and for inserting the MAC address in the transmit flow control (Pause) frames

10.4.15. Ethernet MAC address 0 low register (ETH_MAC_ADDR0L)

Address offset: 0x0044
Reset value: 0xFFFF FFFF

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
ADDR0L[31:16]
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ADDR0L[15:0]
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw

Bits	Fields	Descriptions
31:0	ADDR0L[31:0]	MAC address0 low [31:0] bits This field contains the lower 32 bits of the 6-byte MAC address0. This is used by the MAC for filtering for received frames and for inserting the MAC address in the transmit flow control (Pause) frames

10.4.16. Ethernet MAC address 1 high register (ETH_MAC_ADDR1H)

Address offset: 0x0048
Reset value: 0x0000 FFFF

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20px; text-align: center;">AFE</td> <td style="width: 20px; text-align: center;">SAF</td> <td style="width: 40px; text-align: center;">MB[5:0]</td> <td style="width: 40px; text-align: center;">Reserved</td> </tr> <tr> <td style="text-align: center; padding: 2px;">rw</td> <td style="text-align: center; padding: 2px;">rw</td> <td style="text-align: center; padding: 2px;">rw rw rw rw rw rw rw rw</td> <td style="background-color: #f0f0f0;"></td> </tr> <tr> <td style="text-align: center; padding: 2px;">15</td> <td style="text-align: center; padding: 2px;">14</td> <td style="text-align: center; padding: 2px;">13 12 11 10 9 8 7 6 5 4 3 2 1 0</td> <td></td> </tr> </table>	AFE	SAF	MB[5:0]	Reserved	rw	rw	rw rw rw rw rw rw rw rw		15	14	13 12 11 10 9 8 7 6 5 4 3 2 1 0	
AFE	SAF	MB[5:0]	Reserved									
rw	rw	rw rw rw rw rw rw rw rw										
15	14	13 12 11 10 9 8 7 6 5 4 3 2 1 0										
ADDR1H[15:0]												
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw												

Bits	Fields	Descriptions
31	AFE	Address filter enable bit 0: The address filters ignore the MAC address1 for filtering 1: The address filters use the MAC address1 for perfect filtering

30	SAF	Source address filter bit 0: The MAC address1[47:0] is used for comparison with the DA fields of the received frame 1: The MAC address1[47:0] is used for comparison with the SA fields of the received frame
29:24	MB[5:0]	Mask byte bits When they are set high, the MAC core does not compare the corresponding byte of received DA/SA with the contents of the MAC address1 registers. Each bit controls the masking of the bytes as follows: – Bit 29: ETH_MAC_ADDR1H [15:8] – Bit 28: ETH_MAC_ADDR1H [7:0] – Bit 27: ETH_MAC_ADDR1L [31:24] ... – Bit 24: ETH_MAC_ADDR1L [7:0]
23:16	Reserved	Must be kept at reset value
15:0	ADDR1H[15:0]	MAC address1 high [47:32] bits This field contains the upper 16 bits (47:32) of the 6-byte second MAC address

10.4.17. Ethernet MAC address1 low register (ETH_MAC_ADDR1L)

Address offset: 0x004C

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADDR1L[31:16]															
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR1L[15:0]															
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

Bits	Fields	Descriptions
31:0	ADDR1L[31:0]	MAC address1 low [31:0] bits This field contains the lower 32 bits of the 6-byte MAC address1

10.4.18. Ethernet MAC address 2 high register (ETH_MAC_ADDR2H)

Address offset: 0x0050

Reset value: 0x0000 FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
AFE	SAF	MB[5:0]						Reserved								
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

ADDR2H[15:0]															
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
Bits	Fields		Descriptions												
31	AFE		Address filter enable bit 0: The address filters ignore the MAC address2 for filtering 1: The address filters use the MAC address2 for perfect filtering												
30	SAF		Source address filter bit 0: The MAC address2[47:0] is used for comparison with the DA fields of the received frame 1: The MAC address2[47:0] is used for comparison with the SA fields of the received frame												
29:24	MB[5:0]		Mask byte bits When they are set high, the MAC core does not compare the corresponding byte of received DA/SA with the contents of the MAC address2 registers. Each bit controls the masking of the bytes as follows: – Bit 29: ETH_MAC_ADDR2H [15:8] – Bit 28: ETH_MAC_ADDR2H [7:0] – Bit 27: ETH_MAC_ADDR2L [31:24] ... – Bit 24: ETH_MAC_ADDR2L [7:0]												
23:16	Reserved		Must be kept at reset value												
15:0	ADDR2H[15:0]		MAC address2 high [47:32] bits This field contains the upper 16 bits (47:32) of the 6-byte second MAC address2												

10.4.19. Ethernet MAC address 2 low register (ETH_MAC_ADDR2L)

Address offset: 0x0054

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADDR2L[31:16]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR2L[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
Bits	Fields		Descriptions												
31:0	ADDR2L[31:0]		MAC address2 low [31:0] bits This field contains the lower 32 bits of the 6-byte MAC address2												

10.4.20. Ethernet MAC address 3 high register (ETH_MAC_ADDR3H)

Address offset: 0x0058

Reset value: 0x0000 FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AFE	SAF	MB[5:0]						Reserved							
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR3H[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


Bits	Fields	Descriptions
31	AFE	Address filter enable bit 0: The address filters ignore the MAC address3 for filtering 1: The address filters use the MAC address3 for perfect filtering
30	SAF	Source address filter bit 0: The MAC address3[47:0] is used for comparison with the DA fields of the received frame 1: The MAC address3[47:0] is used for comparison with the SA fields of the received frame
29:24	MB[5:0]	Mask byte bits When they are set high, the MAC core does not compare the corresponding byte of received DA/SA with the contents of the MAC address3 registers. Each bit controls the masking of the bytes as follows: – Bit 29: ETH_MAC_ADDR3H [15:8] – Bit 28: ETH_MAC_ADDR3H [7:0] – Bit 27: ETH_MAC_ADDR3L [31:24] ... – Bit 24: ETH_MAC_ADDR3L [7:0]
23:16	Reserved	Must be kept at reset value
15:0	ADDR3H[15:0]	MAC address3 high [47:32] bits This field contains the upper 16 bits (47:32) of the 6-byte second MAC address3

10.4.21. Ethernet MAC address 3 low register (ETH_MAC_ADDR3L)

Address offset: 0x005C

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADDR3L[31:16]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0




Bits	Fields	Descriptions
31:0	ADDR3L[31:0]	MAC address3 low [31:0] bits This field contains the lower 32 bits of the 6-byte MAC address3

10.4.22. Ethernet MSC control register (ETH_MSC_CTLR)

Address offset: 0x0100

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value
3	MCFZ	MSC counter freeze bit 0: MSC counters to normal work 1: Freezes all the MMC counters to their current value. (None of the MSC counters are updated due to any transmitted or received frame until this bit is cleared to 0. If any MSC counter is read with the RTOR set, then that counter is also cleared in this mode)
2	RTOR	Reset on read bit 0: The MSC counters are not reset, after reading MSC counter 1: The MSC counters are reset to zero after read (self-clearing after reset)
1	CTSR	Counter stop rollover bit 0: The counters roll over to zero after it reaches the maximum value 1: The counters does not roll over to zero after it reaches the maximum value
0	CTR	Counter reset bit This bit is cleared automatically after 1 clock cycle When it is set, all counters are reset


10.4.23. Ethernet MSC receive interrupt status register (ETH_MSC_RISR)

Address offset: 0x0104

Reset value: 0x0000 0000

The Ethernet MSC receive interrupt status register maintains the interrupts generated when receive statistic counters reach half their maximum values. An interrupt bit is cleared when

the respective MSC counter that caused the interrupt is read.




Bits	Fields	Descriptions
31:18	Reserved	Must be kept at reset value
17	RGUF	Received Good Unicast Frames bit 0: The received, good unicast frames, counter less than half of the maximum value 1: The received, good unicast frames, counter reaches half the maximum value
16: 7	Reserved	Must be kept at reset value
6	RFAE	Received frames alignment error bit 0: The received frames, with alignment error, counter less than half of the maximum value 1: The received frames, with alignment error, counter reaches half the maximum value
5	RFCE	Received frames CRC error bit 0: The received frames, with CRC error, counter less than half of the maximum value 1: The received frames, with CRC error, counter reaches half the maximum value
4:0	Reserved	Must be kept at reset value

10.4.24. Ethernet MSC transmit interrupt status register (ETH_MSC_TISR)

Address offset: 0x0108

Reset value: 0x0000 0000

The Ethernet MSC transmit Interrupt register maintains the interrupts generated when transmit statistic counters reach half their maximum values. An interrupt bit is cleared when the respective MSC counter that caused the interrupt is read.




Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value
21	TGF	Transmitted good frames bit 0: The transmitted, good frames, counter less than half of the maximum value 1: The transmitted, good frames, counter reaches half the maximum value
20:16	Reserved	Must be kept at reset value
15	TGFMSC	Transmitted good frames more singlecollision bit 0: The transmitted, good frames after more than a single collision, counter less than half of the maximum value 1: The transmitted, good frames after more than a single collision, counter reaches half the maximum value
14	TGFSC	Transmitted good frames single collision bit 0: The transmitted, good frames after a single collision, counter less than half of reaches half the maximum value 1: The transmitted, good frames after a single collision, counter reaches half the maximum value
13:0	Reserved	Must be kept at reset value

10.4.25. Ethernet MSC receive interrupt mask register (ETH_MSC_RIMR)

Address offset: 0x010C

Reset value: 0x0000 0000

The Ethernet MSC receive interrupt mask register maintains the masks for interrupts generated when the receive statistic counters reach half their maximum value



Bits	Fields	Descriptions
31:18	Reserved	Must be kept at reset value
17	RGUFIM	Received good unicast frames interrupt mask bit 0: Generate the interrupt when the received, good unicast frames, counter reaches half the maximum value 1: Mask the interrupt when the received, good unicast frames, counter reaches half the maximum value
16:7	Reserved	Must be kept at reset value
6	RFAEIM	Received frames alignment error interrupt mask bit


		0: Generate the interrupt when the received frames, with alignment error, counter reaches half the maximum value
		1: Mask the interrupt when the received frames, with alignment error, counter reaches half the maximum value
5	RFCEIM	Received frame CRC error interrupt mask bit 0: Generate the interrupt when the received frames, with CRC error, counter reaches half the maximum value 1: Mask the interrupt when the received frames, with CRC error, counter reaches half the maximum value
4:0	Reserved	Must be kept at reset value

10.4.26. Ethernet MSC transmit interrupt mask register (ETH_MSC_TIMR)

Address offset: 0x0110

Reset value: 0x0000 0000

The Ethernet MSC transmit interrupt mask register maintains the masks for interrupts generated when the transmit statistic counters reach half their maximum value



Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value
21	TGFIM	Transmitted good frames interrupt mask bit 0: Generate the interrupt when the transmitted, good frames, counter reaches half the maximum value 1: Mask the interrupt when the transmitted, good frames, counter reaches half the maximum value
20:16	Reserved	Must be kept at reset value
15	TGMSCIM	Transmitted good frames more singlecollision interrupt mask bit 0: Generate the interrupt when the transmitted good frames after more than a single collision counter reaches half the maximum value 1: Mask the interrupt when the transmitted good frames after more than a single collision counter reaches half the maximum value
14	TGFSCIM	Transmitted good frames single collision interrupt mask bit 0: Generate the interrupt when the transmitted good frames after a single collision counter reaches half the maximum value 1: Mask the interrupt when the transmitted good frames after a single collision

counter reaches half the maximum value


13:0 Reserved Must be kept at reset value

10.4.27. Ethernet MSC transmitted good frames after a single collision counter register (ETH_MSC_SCCNT)

Address offset: 0x014C

Reset value: 0x0000 0000

This register contains the number of successfully transmitted frames after a single collision in Half-duplex mode.




Bits	Fields	Descriptions
31:0	SCC[31:0]	Transmitted good frames single collision counter bits

10.4.28. Ethernet MSC transmitted good frames after more than a single collision counter register (ETH_MSC_MSCCNT)

Address offset: 0x0150

Reset value: 0x0000 0000

This register contains the number of successfully transmitted frames after more than a single collision in Half-duplex mode.



Bits	Fields	Descriptions
31:0	MSCC[31:0]	Transmitted good frames more single collision counter bits

10.4.29. Ethernet MSC transmitted good frames counter register (ETH_MSC_TGFCNT)

Address offset: 0x0168

Reset value: 0x0000 0000

This register contains the number of good frames transmitted.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TGF[31:16]															
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TGF[15:0]															
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits	Fields	Descriptions
31:0	TGF[31:0]	Transmitted good frames counter bits

10.4.30. Ethernet MSC received frames with CRC error counter register (ETH_MSC_RFCECNT)

Address offset: 0x0194

Reset value: 0x0000 0000

This register contains the number of frames received with CRC error.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RFCER[31:16]															
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RFCER[15:0]															
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits	Fields	Descriptions
31:0	RFCER[31:0]	Received frames CRC error counter bits

10.4.31. Ethernet MSC received frames with alignment error counter register (ETH_MSC_RFAECNT)

Address offset: 0x0198

Reset value: 0x0000 0000

This register contains the number of frames received with alignment (dribble) error.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RFAER[31:16]															
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RFAER[15:0]															
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r


Bits	Fields	Descriptions
31:0	RFAER[31:0]	Received frames alignment error counter bits

10.4.32. Ethernet MSC received good unicast frames counter register (ETH_MSC_RGUFcnt)

Address offset: 0x01C4

Reset value: 0x0000 0000

This register contains the number of good unicast frames received.




Bits	Fields	Descriptions
31:0	RGUF[31:0]	Received good unicast frames counter bits

10.4.33. Ethernet PTP time stamp control register (ETH_PTP_TSCTRL)

Address offset: 0x0700

Reset value: 0x0000 0000

This register controls the time stamp generation and update logic.



Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value
5	TMSARU	Time stamp addend register update bit This bit is cleared when the update is completed. This register bit must be read as zero before application can set it. 0: The time stamp addend register's contents are not updated to the PTP block for fine correction 1: The time stamp addend register's contents are updated to the PTP block for fine correction
4	TMSITEN	Time stamp interrupt trigger enable bit 0: Disable time stamp interrupt 1: A time stamp interrupt is generated when the system time becomes greater than the value written in Target Time register. When the Time Stamp Trigger interrupt is generated, this bit is cleared
3	TMSSTU	Time stamp system time update bit

Both the TMSSTU and TMSSTI bits must be read as zero before application can set this bit

0: The system time is maintained

1: The system time is updated (added to or subtracted from) with the value specified in the Time stamp high update and Time stamp low update registers. Once the update is completed in hardware, this bit is cleared

2 TMSSTI

Time stamp system time initialize bit

This bit must be read as zero before application can set it.

0: The system time is maintained

1: The system time is initialized (overwritten) with the value specified in the Time stamp high update and Time stamp low update registers When initialization is complete, this bit is cleared

1 TMSFCU

Time stamp fine or coarse update bit

0: The system time stamp is to be updated using the Coarse method

1: The system time stamp is to be updated using the Fine method

0 TMSSEN

Time stamp enable bit

Application must always initialize the time stamp feature (system time) after setting this bit high.

0: Disable time stamp function


1: Time stamp function is enabled for transmit and receive frames

10.4.34. Ethernet PTP subsecond increment register (ETH_PTP_SSINCR)

Address offset: 0x0704

Reset value: 0x0000 0000

This register contains the 8-bit value by which the subsecond register is incremented. In Coarse mode, the value in this register is added to the system time every clock cycle of HCLK. In Fine mode, the value in this register is added to the system time whenever the accumulator gets an overflow.




Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value
7:0	STMSSI[7:0]	System time subsecond increment bits The value programmed in this register is added to the contents of the

subsecond value of the system time in every update

10.4.35. Ethernet PTP time stamp high register (ETH_PTP_TMSHR)

Address offset: 0x0708

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:0	STMS[31:0]	System time second bits The value in this field indicates the current value in seconds of the System Time maintained by the core

10.4.36. Ethernet PTP time stamp low register (ETH_PTP_TMSLR)

Address offset: 0x070C

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31	STS	System time sign bit This bit indicates a positive or negative time value. Because the system time should always be positive, this bit is normally zero
30:0	STMSS[30:0]	System time subseconds bits The value in this field has the subsecond time representation, with 0.46 ns accuracy

10.4.37. Ethernet PTP time stamp high update register (ETH_PTP_TMSHUR)

Address offset: 0x0710

Reset value: 0x0000 0000

This register contains the most significant (higher) 32 bits of the time to be written to, added to, or subtracted from the System Time value. The Time stamp high update register, along with the Time stamp update low register, initializes or updates the system time maintained by

the MAC. Application must write both of these registers before setting the TMSSTI or TMSSTU bits in the Time stamp control register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TMSUS[31:16]															
rw	rw	rw	rw	rw	rw	rw	Rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMSUS[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:0	TMSUS[31:0]	Time stamp update second bits The value in this field indicates the time, in seconds, to be initialized or added to the system time

10.4.38. Ethernet PTP time stamp low update register (ETH_PTP_TMSLUR)

Address offset: 0x0714

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TMSUPNS	TMSUSS[30:16]														
rw	rw	rw	rw	rw	rw	rw	Rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMSUSS[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	TMSUPNS	Time stamp update positive or negative sign bit This bit indicates positive or negative time value. When TMSSTI is set (system time initialization) this bit should be zero. If this bit is set when TMSSTU is set, the value in the Time stamp update registers is subtracted from the system time. Otherwise it is added to the system time
30:0	TMSUSS[30:0]	Time stamp update subseconds bits The value in this field indicates the subsecond time to be initialized or added to the system time

10.4.39. Ethernet PTP time stamp addend register (ETH_PTP_TSACNT)

Address offset: 0x0718

Reset value: 0x0000 0000

This register value is used only when the system time is configured for Fine update mode. This register content is added to a 32-bit accumulator in every clock cycle and the system time is updated whenever the accumulator overflows.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TMSA[31:16]															
rw	rw	rw	rw	rw	rw	rw	Rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMSA[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:0	TMSA[31:0]	Time stamp addend bits This register indicates the 32-bit time value to be added to the Accumulator register to achieve time synchronization

10.4.40. Ethernet PTP expected time high register (ETH_PTP_ETHR)

Address offset: 0x071C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ETSH[31:16]															
rw	rw	rw	rw	rw	rw	rw	Rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETSH[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:0	ETSH[31:0]	Expected time stamp high bits This register stores the time in seconds. When the time stamp value matches or exceeds both Target time stamp registers, the MAC, if enabled, generates an interrupt

10.4.41. Ethernet PTP expected time low register (ETH_PTP_ETLR)

Address offset: 0x0720

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ETSL[31:16]															
rw	rw	rw	rw	rw	rw	rw	Rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETSL[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:0	ETSL[31:0]	Expected time stamp low bits This register stores the time in (signed) nanoseconds. When the value of the time stamp matches or exceeds both Target time stamp registers, the MAC, if

enabled, generates an interrupt

10.4.42. Ethernet DMA bus control register (ETH_DMA_BCR)

Address offset: 0x1000

Reset value: 0x0000 2101

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved						AA	FPBL	UIP	RXDP[5:0]					FB	
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTPR[1:0]		PGBL[5:0]					Reserved		DPSL[4:0]				DAB	SWR	
rw	rw	rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	rw	rs

Bits	Fields	Descriptions
31:26	Reserved	Must be kept at reset value
25	AA	Address-aligned bit 0: Disable address-aligned 1: Enabled address-aligned If the FB bit equals 1, the AHB interface generates all bursts aligned to the start address LS bits. If the FB bit equals 0, the first burst (accessing the data buffer's start address) is not aligned, but subsequent bursts are aligned to the address
24	FPBL	4xPGBL mode bit 0: The PGBL value programmed (bits [22:17] and bits [13:8]) for the DMA data number of beats to be transferred 1: Multiplie the PGBL value programmed (bits [22:17] and bits [13:8]) four times for the DMA data number of beats to be transferred
23	UIP	Use independent PBL bit 0: The PGBL value in bits [13:8] is applicable for both DMA engines 1: It configures the RxDMA to use the value configured in bits [22:17] as programmable burst length while the PGBL value in bits [13:8] is applicable to TxDMA operations only
22:17	RXDP[5:0]	Rx DMA PGBL bits These bits indicate the maximum number of beats to be transferred in one RxDMA transaction. RXDP can be programmed with permissible values of 1, 2, 4, 8, 16, and 32. Any other value results in undefined behavior. These bits are valid and applicable only when UIP is set high
16	FB	Fixed burst bit 0: The AHB uses SINGLE and INCR burst transfer operations 1: The AHB uses only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers
15:14	RTPR[1:0]	Rx Tx priority ratio bits

RxDMA requests are given priority over TxDMA requests in the following ratio:

- 00: 1:1
- 01: 2:1
- 10: 3:1
- 11: 4:1

This is valid only when the DA bit is cleared


13:8	PGBL[5:0]	<p>Programmable burst length bits</p> <p>These bits indicate the maximum number of beats to be transferred in one DMA transaction. PGBL can be programmed with permissible values of 1, 2, 4, 8, 16, and 32. Any other value results in undefined behavior. When UIP is set, this PGBL value is applicable for TxDMA transactions only.</p> <p>The PGBL values have the following limitations:</p> <ul style="list-style-type: none"> – The maximum number of beats (PGBL) possible is limited by the size of the Tx FIFO and Rx FIFO. – The FIFO has a constraint that the maximum beat supported is half the depth of the FIFO. – If the PGBL is common for both transmit and receive DMA, the minimum Rx FIFO and Tx FIFO depths must be considered. – Do not program out-of-range PGBL values, because the system may not behave properly
7	Reserved	Must be kept at reset value
6:2	DPSL[4:0]	<p>Descriptor skip length bits</p> <p>This bit specifies the number of words to skip between two unchained descriptors. The address skipping starts from the end of current descriptor to the start of next descriptor. When DPSL value equals zero, the descriptor table is taken as contiguous by the DMA, in Ring mode</p>
1	DAB	<p>DMA Arbitration bit</p> <p>0: Round-robin with Rx:Tx priority given in bits [15:14] in this register</p> <p>1: Rx has priority over Tx</p>
0	SWR	<p>Software reset bit</p> <p>Read a 0 value in this bit before re-programming any register of the core</p> <p>0: MAC all subsystem to normal work.</p> <p>1: Reset all MAC Subsystem internal registers and logic. It is cleared automatically after the reset operation has completed in all of the core clock domains</p>

10.4.43. Ethernet DMA transmit poll enable register (ETH_DMA_TPER)

Address offset: 0x1004

Reset value: 0x0000 0000

This register is used by the application to instruct the DMA to poll the transmit descriptor table. The TxDMA can go into Suspend mode due to an underflow error in a transmitted frame or due to the unavailability of descriptors owned by transmit DMA. Application can write any value into this register for attempting to re-fetching the current descriptor.




Bits	Fields	Descriptions
31:0	TPE[31:0]	Transmit poll enable bits When these bits are written with any value, the DMA reads the current descriptor pointed to by the ETH_DMA_CTDAR register. If that descriptor is not available (owned by CPU), transmission returns to the Suspend state and ETH_DMA_STR register bit 2 is asserted. If the descriptor is available, transmission resumes

10.4.44. Ethernet DMA receive poll enable register (ETH_DMA_RPER)

Address offset: 0x1008

Reset value: 0x0000 0000

This register is used by the application to instruct the DMA to poll the receive descriptor table. This command is given to wake up the RxDMA from Suspend state.




Bits	Fields	Descriptions
31:0	RPE[31:0]	Receive poll enable bits When these bits are written with any value, the DMA reads the current descriptor pointed to by the ETH_DMA_CRDAR register. If that descriptor is not available (owned by CPU), reception returns to the Suspended state and ETH_DMA_STR register bit 7 is not asserted. If the descriptor is available, the Receive DMA returns to active state

10.4.45. Ethernet DMA receive descriptor table address register (ETH_DMA_RDTAR)

Address offset: 0x100C

Reset value: 0x0000 0000

The Receive descriptor table address register points to the start of the receive descriptor table. The descriptor tables reside in the GD32F20X's physical memory space and must be word-aligned. The DMA internally converts it to bus-width aligned address by making the corresponding LS bits low. Writing to the ETH_DMA_RDTAR register is permitted only when reception is stopped.




Bits	Fields	Descriptions
31:0	SRT[31:0]	<p>Start address of receive table bits</p> <p>This field contains the base address of the first descriptor in the receive descriptor table. The LSB bits [1/2/3:0] for 32/64/128-bit bus width) are internally ignored and taken as all-zero by the DMA. Hence these LSB bits are read only</p>

10.4.46. Ethernet DMA transmit descriptor table address register (ETH_DMA_TDTAR)

Address offset: 0x1010

Reset value: 0x0000 0000

The Transmit descriptor table address register points to the start of the transmit descriptor table. The descriptor tables reside in the GD32F20X's physical memory space and must be word-aligned. The DMA internally converts it to bus-width-aligned address by taking the corresponding LSB to low. Writing to the ETH_DMA_TDTAR register is permitted only when transmission has stopped.



Bits	Fields	Descriptions
31:0	STT[31:0]	<p>Start address of transmit table bits</p> <p>This field contains the base address of the first descriptor in the transmit descriptor table. The LSB bits [1/2/3:0] for 32/64/128-bit bus width) are internally ignored and taken as allzero by the DMA. Hence these LSB bits are read-only</p>

10.4.47. Ethernet DMA status register (ETH_DMA_STR)

Address offset: 0x1014

Reset value: 0x0000 0000

The Status register contains all the status bits that the DMA reports to the application. The ETH_DMA_STR register bits are not cleared when read. Writing 1 to (unreserved) bits in ETH_DMA_STR register[16:0] clears them and writing 0 has no effect. Each field (bits [16:0]) can be masked by masking the appropriate bit in the ETH_DMA_IER register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		TST	WUM	MSC	Res	EB[2:0]			TP[2:0]			RPS[2:0]			NI
		r	r	r		r	r	r	r	r	r	r	r	r	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AI	ER	FBE	Reserved		ET	RWT	RPSS	RBUS	RS	TU	RO	TJT	TBU	TPS	TS
rc_w1	rc_w1	rc_w1			rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value
29	TST	Time stamp trigger status bit The software must read the MAC core's status register, clearing its source, to reset this bit to 0. When this bit is high an interrupt is generated if enabled. 0: Timestamp interrupt event has not occurred 1: Generate Timestamp interrupt event
28	WUM	WUM status bit The software must read the corresponding registers in the MAC core to get the exact cause of interrupt and clear its source to reset this bit to 0. The interrupt is generated when this bit is high if enabled. 0: WUM interrupt event has not occurred 1: Generate WUM interrupt event
27	MSC	MSC status bit The software must read the corresponding registers in the MAC core to get the exact cause of interrupt and clear its source to reset this bit to 0. The interrupt is generated when this bit is high if enabled. 0: MSC interrupt event has not occurred 1: Generate MSC interrupt event
26	Reserved	Must be kept at reset value
25:23	EB[2:0]	Error bits status bit These bits indicate the type of error that caused a bus error (error response on the AHB interface). Valid only with the fatal bus error bit (ETH_DMA_STR register [13]) set. This field does not generate an interrupt. Bit 23 1 Error during data transfer by TxDMA 0 Error during data transfer by RxDMA Bit 24 1 Error during read transfer

		0 Error during write transfer
	Bit 25	1 Error during descriptor access
		0 Error during data buffer access
22:20	TP[2:0]	<p>Transmit process state bit</p> <p>These bits indicate the Transmit DMA FSM state. This field does not generate an interrupt.</p> <p>000: Stopped; Reset or Stop Transmit Command issued</p> <p>001: Running; Fetching transmit transfer descriptor</p> <p>010: Running; Waiting for status</p> <p>011: Running; Reading Data from host memory buffer and queuing it to transmit buffer (Tx FIFO)</p> <p>100, 101: Reserved for future use</p> <p>110: Suspended; Transmit descriptor unavailable or transmit buffer underflow</p> <p>111: Running; Closing transmit descriptor</p>
19:17	RP[2:0]	<p>Receive process state bit</p> <p>These bits indicate the Receive DMA FSM state. This field does not generate an interrupt.</p> <p>000: Stopped: Reset or Stop Receive Command issued</p> <p>001: Running: Fetching receive transfer descriptor</p> <p>010: Reserved for future use</p> <p>011: Running: Waiting for receive packet</p> <p>100: Suspended: Receive descriptor unavailable</p> <p>101: Running: Closing receive descriptor</p> <p>110: Reserved for future use</p> <p>111: Running: Transferring the receive packet data from receive buffer to host memory</p>
16	NI	<p>Normal interrupt summary</p> <p>The normal interrupt summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the ETH_DMA_IER register:</p> <ul style="list-style-type: none"> – ETH_DMA_STR [0]: Transmit interrupt – ETH_DMA_STR [2]: Transmit buffer unavailable – ETH_DMA_STR [6]: Receive interrupt – ETH_DMA_STR [14]: Early receive interrupt <p>Only unmasked bits affect the normal interrupt summary bit.</p> <p>This is a sticky bit and it must be cleared (by writing a 1 to this bit) each time a corresponding bit that causes NI to be set is cleared</p>
15	AI	<p>Abnormal interrupt summary bit</p> <p>The abnormal interrupt summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the ETH_DMA_IER register:</p> <ul style="list-style-type: none"> – ETH_DMA_STR [1]: Transmit process stopped

- ETH_DMA_STR [3]: Transmit jabber timeout
- ETH_DMA_STR [4]: Receive FIFO overflow
- ETH_DMA_STR [5]: Transmit underflow
- ETH_DMA_STR [7]: Receive buffer unavailable
- ETH_DMA_STR [8]: Receive process stopped
- ETH_DMA_STR [9]: Receive watchdog timeout
- ETH_DMA_STR [10]: Early transmit interrupt
- ETH_DMA_STR [13]: Fatal bus error

Only unmasked bits affect the abnormal interrupt summary bit. This is a sticky bit and it must be cleared each time a corresponding bit that causes AI to be set is cleared

14	ER	<p>Early receive status bit</p> <p>This bit is automatically cleared when the ETH_DMA_STR [6] is set.</p> <p>0: Frame data is not received</p> <p>1: The DMA had filled the first data buffer of the packet</p>
13	FBE	<p>Fatal bus error status bit</p> <p>When this bit is set, the corresponding DMA engine disables all its bus accesses.</p> <p>0: Bus error has not occurred</p> <p>1: A bus error occurred, as detailed in [25:23]</p>
12:11	Reserved	Must be kept at reset value
10	ET	<p>Early transmit status bit</p> <p>0: The frame to be transmitted was not fully transferred to the Transmit FIFO</p> <p>1: The frame to be transmitted was fully transferred to the Transmit FIFO</p>
9	RWT	<p>Receive watchdog timeout status bit</p> <p>0: A frame with a length less than 2 048 bytes is received</p> <p>1: A frame with a length greater than 2 048 bytes is received</p>
8	RPS	<p>Receive process stopped status bit</p> <p>0: The receive process in Run state</p> <p>1: The receive process enters the Stopped state</p>
7	RBU	<p>Receive buffer unavailable status bit</p> <p>This bit indicates that the next descriptor in the receive table is owned by the CPU and cannot be acquired by the DMA. Receive process is suspended. To resume processing receive descriptors, the application should change the ownership of the descriptor and issue a Receive Poll Enable command. If no Receive Poll Enable is issued, receive process resumes when the next recognized incoming frame is received</p>
6	RS	<p>Receive status bit</p> <p>This bit indicates the completion of the frame reception</p>

5	TU	<p>Transmit underflow status bit</p> <p>Transmission is suspended and an underflow error TDES0 [1] is set.</p> <p>0: Underflow error has not occurred during frame transmission</p> <p>1: The transmit buffer had an underflow during frame transmission</p>
4	RO	<p>Receive overflow status bit</p> <p>0: Receive overflow error has not occurred during frame reception</p> <p>1: The receive buffer had an overflow during frame reception. If the partial frame is transferred to the application, the overflow status is set in RDES0 [11]</p>
3	TJT	<p>Transmit jabber timeout status bit</p> <p>0: Transmit jabber timeout has not occurred during frame transmission</p> <p>1: The transmit jabber timer expired. The transmission process is aborted and placed in the Stopped state. This causes the transmit jabber timeout TDES0 [14] flag to be asserted</p>
2	TBU	<p>Transmit buffer unavailable status bit</p> <p>This bit indicates that the next descriptor in the transmit list is owned by the CPU and cannot be acquired by the DMA. Transmission is suspended. Bits [22:20] explain the transmit process state transitions. To resume processing transmit descriptors, the application should change the ownership of the bit of the descriptor and then issue a Transmit Poll Enable command</p>
1	TPS	<p>Transmit process stopped status bit</p> <p>0: The transmission is not stopped</p> <p>1: The transmission is stopped</p>
0	TS	<p>Transmit status bit</p> <p>When the bit is set frame transmission is finished and TDES1 [31] is set in the first descriptor</p>

10.4.48. Ethernet DMA control register (ETH_DMA_CTLR)

Address offset: 0x1018

Reset value: 0x0000 0000

The operation mode register establishes the Transmit and Receive operating modes and commands. The ETH_DMA_CTLR register should be last written as part of DMA initialization.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved					DTCERFD	RSFD	DAFRF	Reserved			TSFD	FTF	Reserved			TTHC[2]
					rw	rw	rw	rw	rw	rw	rs				rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
TTHC[1:0]		STE	Reserved				FERF	FUF	Res	RTHC[1:0]		OSF	SRE	Res		
rw	rw	rw					rw	rw		rw		rw	rw	rw		

Bits	Fields	Descriptions								
31:27	Reserved	Must be kept at reset value								
26	DTCERFD	<p>Dropping of TCP/IP checksum error frames disable bit</p> <p>0: All error frames are dropped if the FERF bit is reset</p> <p>1: MAC does not drop frames that only have errors detected by the receive checksum offload module. Such frames do not have any errors (including FCS error) in the Ethernet frame received by the MAC but have errors in the encapsulated payload only</p>								
25	RSFD	<p>Receive store and forward bit</p> <p>0: The Rx FIFO operates in Cut-through mode, subject to the threshold specified by the RTHC bits</p> <p>1: A frame is read from the Rx FIFO after the complete frame has been written to it, ignoring RTHC bits</p>								
24	DAFRF	<p>Disable flushing of received frames bit</p> <p>0: The RxDMA flushes any frames due to the unavailability of receive descriptors/buffers</p> <p>1: The RxDMA does not flush any frames due to the unavailability of receive descriptors/buffers</p>								
23:22	Reserved	Must be kept at reset value								
21	TSFD	<p>Transmit store and forward bit</p> <p>This bit should be changed only when transmission is stopped</p> <p>0: The TTHC values specified by the ETH_DMA_CTLR register bits [16:14] are taken into account</p> <p>1: Transmission starts when a full frame resides in the Transmit FIFO. the TTHC values specified by the ETH_DMA_CTLR register bits [16:14] are ignored</p>								
22:20	FTF	<p>Flush transmit FIFO bit</p> <p>When this bit is set, the transmit FIFO controller logic is reset to its default values and thus all data in the Tx FIFO are lost/flushed. This bit is cleared internally when the flushing operation is complete. The Operation mode register should not be written to until this bit is cleared</p>								
19:17	Reserved	Must be kept at reset value								
16:14	TTHC[2:0]	<p>Transmit threshold control bit</p> <p>These three bits control the threshold level of the Transmit FIFO and used only when the TSFD bit (Bit 21) is cleared.</p> <table data-bbox="635 1818 890 1975"> <tr> <td>000: 64</td> <td>100: 40</td> </tr> <tr> <td>001: 128</td> <td>101: 32</td> </tr> <tr> <td>010: 192</td> <td>110: 24</td> </tr> <tr> <td>011: 256</td> <td>111: 16</td> </tr> </table>	000: 64	100: 40	001: 128	101: 32	010: 192	110: 24	011: 256	111: 16
000: 64	100: 40									
001: 128	101: 32									
010: 192	110: 24									
011: 256	111: 16									
13	STE	Start/stop transmission enable bit								

		<p>0: The transmission process is placed in the Stopped state after completing the transmission of the current frame. The next descriptor position in the transmit table is saved, and becomes the current position when transmission is restarted. The Stop Transmission command is effective only when the transmission of the current frame is complete or when the transmission is in the Suspended state.</p> <p>1: Transmission is placed in the Running state, and the DMA checks the transmit table at the current position for a frame to be transmitted. Descriptor acquisition is attempted either from the current position in the table, which is the transmit table base address set by the ETH_DMA_TDTAR register, or from the position retained when transmission was stopped previously. If the current descriptor is not owned by the DMA, transmission enters the Suspended state and the transmit buffer unavailable bit (ETH_DMA_STR [2]) is set. The Start Transmission command is effective only when transmission is stopped. If the command is issued before setting the DMA ETH_DMA_TDTAR register, the DMA behavior is unpredictable</p>
12:8	Reserved	Must be kept at reset value
7	FERF	<p>Forward error frames bit</p> <p>0: The Rx FIFO drops frames with error status (CRC error, collision error, giant frame, watchdog timeout, overflow). However, if the frame's start byte (write) pointer is already transferred to the read controller side (in Threshold mode), then the frames are not dropped. The Rx FIFO drops the error frames if that frame's start byte is not transferred.</p> <p>1: All frames except runt error frames are forwarded to the DMA</p>
6	FUF	<p>Forward undersized good frames bit</p> <p>0: The Rx FIFO drops all frames of less than 64 bytes, unless such a frame has already been transferred due to lower value of receive threshold</p> <p>1: The Rx FIFO forwards undersized frames (frames with no error and length less than 64 bytes) including pad-bytes and CRC)</p>
5	Reserved	Must be kept at reset value
4:3	RTHC[1:0]	<p>Receive threshold control bit</p> <p>These two bits control the threshold level of the Receive FIFO.</p> <p>Note: Note that value of 11 is not applicable if the configured Receive FIFO size is 128 bytes.</p> <p>Note: These bits are valid only when the RSFD bit is zero, and are ignored when the RSF bit is set to 1.</p> <p>00: 64</p> <p>01: 32</p> <p>10: 96</p> <p>11: 128</p>
2	OSF	Operate on second frame bit

		0: The DMA to process a second frame of Transmit data after status for first frame is obtained
		1: The DMA to process a second frame of Transmit data even before status for first frame is obtained
1	SRE	<p>Start/stop receive enable bit</p> <p>0: RxDMA operation is stopped after the transfer of the current frame. The next descriptor position in the receive table is saved and becomes the current position when the receive process is restarted. The Stop Receive command is effective only when the Receive process is in either the Running (waiting for receive packet) or the Suspended state.</p> <p>1: The receive process is placed in the Running state. The DMA attempts to acquire the descriptor from the receive table and processes incoming frames. Descriptor acquisition is attempted from the current position in the table, which is the address set by the ETH_DMA_RDTAR register or the position retained when the receive process was previously stopped. If no descriptor is owned by the DMA, reception is suspended and the receive buffer unavailable bit (ETH_DMA_STR [7]) is set. The Start Receive command is effective only when reception has stopped. If the command was issued before setting the ETH_DMA_RDTAR register, the DMA behavior is unpredictable</p>
0	Reserved	Must be kept at reset value

10.4.49. Ethernet DMA interrupt enable register (ETH_DMA_IER)

Address offset: 0x101C

Reset value: 0x0000 0000

The Interrupt enable register enables the interrupts reported by ETH_DMA_STR. After a hardware or software reset, all interrupts are disabled.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															NISEN
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AISEN	ERSN	FBESN	Reserved	ETIEN	RWTIEN	RPSIEN	RBUIEN	RIEN	TUIEN	ROIEN	TJTIEN	TBUIEN	TPSIEN	TIEN	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:17	Reserved	Must be kept at reset value
16	NISEN	<p>Normal interrupt summary enable bit</p> <p>0: A normal interrupt is disabled. This bit enables the following bits:</p> <ul style="list-style-type: none"> – ETH_DMA_STR [0]: Transmit Interrupt – ETH_DMA_STR [2]: Transmit buffer unavailable – ETH_DMA_STR [6]: Receive interrupt – ETH_DMA_STR [14]: Early receive interrupt

		1: A normal interrupt is enabled
15	AISEN	<p>Abnormal interrupt summary enable bit</p> <p>0: An abnormal interrupt is disabled. This bit enables the following bits:</p> <ul style="list-style-type: none"> – ETH_DMA_STR [1]: Transmit process stopped – ETH_DMA_STR [3]: Transmit jabber timeout – ETH_DMA_STR [4]: Receive overflow – ETH_DMA_STR [5]: Transmit underflow – ETH_DMA_STR [7]: Receive buffer unavailable – ETH_DMA_STR [8]: Receive process stopped – ETH_DMA_STR [9]: Receive watchdog timeout – ETH_DMA_STR [10]: Early transmit interrupt – ETH_DMA_STR [13]: Fatal bus error <p>1: An abnormal interrupt is enabled</p>
14	ERSN	<p>Early receive interrupt enable bit</p> <p>0: The early receive interrupt is disabled</p> <p>1: when the normal interrupt summary enable bit (ETH_DMA_IER register [16]) sets, the early receive interrupt is enabled</p>
13	FBESN	<p>Fatal bus error interrupt enable bit</p> <p>0: The fatal bus error enable interrupt is disabled</p> <p>1: when the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the fatal bus error interrupt is enabled</p>
12:11	Reserved	Must be kept at reset value
10	ETIEN	<p>Early transmit interrupt enable bit</p> <p>0: The early transmit interrupt is disabled</p> <p>1: When the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the early transmit interrupt is enabled</p>
9	RWTIEN	<p>Receive watchdog timeout interrupt enable bit</p> <p>0: The receive watchdog timeout interrupt is disabled</p> <p>1: When the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the receive watchdog timeout interrupt is enabled.</p>
8	RPSIEN	<p>Receive process stopped interrupt enable bit</p> <p>0: The receive stopped interrupt is disabled</p> <p>1: When the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the receive stopped interrupt is enabled</p>
7	RBUIEN	<p>Receive buffer unavailable interrupt enable bit</p> <p>0: The receive buffer unavailable interrupt is disabled</p> <p>1: When the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the receive buffer unavailable interrupt is enabled</p>
6	RIEN	Receive interrupt enable bit

		0: The receive interrupt is disabled 1: When the normal interrupt summary enable bit (ETH_DMA_IER register [16]) sets, the receive interrupt is enabled
5	TUIEN	Underflow interrupt enable bit 0: The underflow interrupt is disabled 1: When the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the transmit underflow interrupt is enabled
4	ROIEN	Overflow interrupt enable bit 0: The overflow interrupt is disabled 1: When the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the receive overflow interrupt is enabled
3	TJTIEN	Transmit jabber timeout interrupt enable bit 0: The transmit jabber timeout interrupt is disabled 1: When the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the transmit jabber timeout interrupt is enabled
2	TBUIEN	Transmit buffer unavailable interrupt enable bit 0: The transmit buffer unavailable interrupt is disabled 1: When the normal interrupt summary enable bit (ETH_DMA_IER register [16]) sets, the transmit buffer unavailable interrupt is enabled
1	TPSIEN	Transmit process stopped interrupt enable bit 0: The transmission stopped interrupt is disabled 1: When the abnormal interrupt summary enable bit (ETH_DMA_IER register [15]) sets, the transmission stopped interrupt is enabled
0	TIEN	Transmit interrupt enable bit 0: The transmit interrupt is disabled 1: When the normal interrupt summary enable bit (ETH_DMA_IER register [16]) sets, the transmit interrupt is enabled

The Ethernet interrupt is generated only when the TST or WUM bits of the ETH_DMA_STR register is asserted with their corresponding interrupt are unmasked, or when the NI/AI Status bit is asserted and the corresponding Interrupt Enable bits (NISEN/AISEN) are enabled.


10.4.50. Ethernet DMA missed frame and buffer overflow counter register (ETH_DMA_MFBOCNT)

Address offset: 0x1020

Reset value: 0x0000 0000

The DMA maintains two counters to track the number of missed frames during reception. This register reports the current value of the counter. The counter is used for diagnostic purposes. Bits [15:0] indicate missed frames due to the GD32F20x buffer being unavailable

(no receive descriptor was available). Bits [27:17] indicate missed frames due to Rx FIFO overflow conditions and runt frames (good frames of less than 64 bytes).




Bits	Fields	Descriptions
31:29	Reserved	Must be kept at reset value
28	OBFOC	Overflow bit for FIFO overflow counter bit Overflow bit for FIFO overflow counter
27:17	MSFA[10:0]	Missed frames by the application bits Indicates the number of frames missed by the application
16	OBFMC	Overflow bit for missed frame counter
15:0	MSFC[15:0]	Missed frames by the controller bits Indicates the number of frames missed by the Controller due to the MCU receive buffer being unavailable. This counter is incremented each time the DMA discards an incoming frame

10.4.51. Ethernet DMA current transmit descriptor address register (ETH_DMA_CTDAR)

Address offset: 0x1048

Reset value: 0x0000 0000

The Current host transmit descriptor register points to the start address of the current transmit descriptor read by the DMA.



Bits	Fields	Descriptions
31:0	TDAP[31:0]	transmit descriptor address pointer bits Cleared on reset. Pointer updated by DMA during operation


10.4.52. Ethernet DMA current receive descriptor address register

(ETH_DMA_CRDAR)

Address offset: 0x104C

Reset value: 0x0000 0000

The Current host receive descriptor register points to the start address of the current receive descriptor read by the DMA



Bits	Fields	Descriptions
31:0	RBAP[31:0]	receive descriptor address pointer bits Cleared on Reset. Pointer updated by DMA during operation


10.4.53. Ethernet DMA current transmit buffer address register

(ETH_DMA_CTBAR)

Address offset: 0x1050

Reset value: 0x0000 0000

The Current host transmit buffer address register points to the current transmit buffer address being read by the DMA.



Bits	Fields	Descriptions
31:0	TBAP[31:0]	transmit buffer address pointer bits Cleared on reset. Pointer updated by DMA during operation

10.4.54. Ethernet DMA current receive buffer address register


(ETH_DMA_CRBAR)

Address offset: 0x1054

Reset value: 0x0000 0000

The current host receive buffer address register points to the current receive buffer address

being read by the DMA.



Bits	Fields	Descriptions
31:0	RBAP[31:0]	receive buffer address pointer bits Cleared on reset. Pointer updated by DMA during operation

11. Watchdog (WDG)

11.1. Independent watchdog (IWDG)

11.1.1. Introduction

The Watchdog (WDG) Timer is a hardware timing circuitry that can be used to detect system failures due to software malfunctions. The GD32F20X has two watchdog peripherals, Independent watchdog and Window watchdog. They offer a combination of a high safety level, flexibility of use and timing accuracy. Both watchdog peripherals are offered to resolve malfunctions of software. The Watchdog will generate a reset (or an interrupt in window watchdog) when the counter reaches a given value. The Watchdog Timer counter can be stopped while the processor is in the debug mode. The register write protection function in independent watchdog can be enabled to prevent it from changing the configuration unexpectedly.


The independent watchdog (IWDG) has independent clock source (LSI). Thereupon the IWDG can operate even if the main clock fails. It's suitable for the situation that requires an independent environment and lower timing accuracy. The window watchdog (WWDG) is suitable for the situation that requires an accurate timing.

11.1.2. Main features

- Free-running 12-bit down-counter.
- Reset when the down-counter reaches 0, if the watchdog is enabled.
- Independent clock source, IWDG can operate even if the main clock fails such as in standby and Deep-sleep modes.
- Hardware independent watchdog bit, automatically start the IWDG at power on or not depending on this bit.
- IWDG debug mode config bit, the IWDG continues to work or stopped in debug mode depends on this bit.

11.1.3. Function description

The independent watchdog consists of an 8-stage prescaler and a 12-bit down-counter. Refer to the figure below for the functional blocks of the independent watchdog module.

Figure 11-1 Independent watchdog block diagram


The independent watchdog is enabled by writing the value 0xCCCC in the control register (IWDG_CTLR), and the counter starts counting down. When the counter reaches the value 0x000, a reset is generated.

Reload the counter by writing the value 0xAAAA in the control register anytime, the reload value is come from the IWDG_RLDR register. The software prevents the watchdog reset by reloading the counter before the counter reaches the value 0x000.

The independent watchdog can automatically start at power on when the hardware independent watchdog bit in the device option bytes is set. Then the software should reload the counter before the counter reaches 0x000.

The IWDG_PSR register and the IWDG_RLDR register are write-protected. Before writing these registers, the software should write the value 0x5555 in the control register. These registers will be protected again by writing any other value in the control register. When an update of the prescaler (IWDG_PSR) or the reload value (IWDG_RLDR) is on going, the status bit in IWDG_STR register is set.

If the IWDG_HOLD bit in DBG module is cleared, the IWDG continues to work even the Cortex™-M3 core halted (Debug mode). While the IWDG stops in Debug mode if the IWDG_HOLD bit is set.

Table 11-1 Min/max IWDG timeout period at 40 kHz (LSI)

Prescaler divider	PS[2:0] bits	Min timeout (ms) RL[11:0]= 0x000	Max timeout (ms) RL[11:0]= 0xFFFF
1/4	000	0.1	409.6
1/8	001	0.2	819.2
1/16	010	0.4	1638.4
1/32	011	0.8	3276.8
1/64	100	1.6	6553.6
1/128	101	3.2	13107.2
1/256	110 or 111	6.4	26214.4

The IWDG timeout can be more accurately by calibrating the LSI.

Note:


- *All the 20X devices. When after the execution of dog reload operation, need enter the deepsleep/standby mode immediately , must through the software setting, insert (more than 3) LSI clock interval in the middle of reload and stop/standby mode commands.*
- *All the 101 devices and the 103 devices whose FLASH are not more than 128K. When software finished the executing operation of IWDG, need enter the stand by mode immediately , need to ensure there is at least 100 us interval left between the two instructions.*
- *All the 101 devices and the 103 devices whose FLASH are not more than 128K. If you need access to the MCU debug mode, recommended to use hardware watchdog, or through the software setting to enable watchdog again after exit debug mode.*

11.2. IWDG registers

11.2.1. Control register (IWDG_CTLR)

Address offset: 0x00

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CT[15:0]	Write only. These bits have different functions when writing different values 0x5555: Disable the IWDG_PSR and IWDG_RLDR write protection. 0xCCCC: Start the independent watchdog counter. When the counter reduces to 0, the independent watchdog generates a reset. 0xAAAA: Reload the counter.

11.2.2. Prescaler register (IWDG_PSR)

Address offset: 0x04

Reset value: 0x0000 0000






Bits	Fields	Descriptions									
31:3	Reserved	Must be kept at reset value.									
2:0	PS[2:0]	<p>Independent watchdog timer prescaler selection. Write 0x5555 in the IWDG_CTLR register before writing these bits. When a write operation to this register ongoing, the PUD bit in the IWDG_STR register is set and the value read from this register is invalid.</p> <table style="width: 100%; border: none;"> <tr> <td style="padding-right: 20px;">000: 1/4</td> <td style="padding-right: 20px;">001: 1/8</td> <td>010: 1/16</td> </tr> <tr> <td>011: 1/32</td> <td>100: 1/64</td> <td>101: 1/128</td> </tr> <tr> <td>110: 1/256</td> <td>111: 1/256</td> <td></td> </tr> </table> <p>If several prescaler values are used by the application, it is mandatory to wait until PUD bit is reset before changing the prescaler value. However, after updating the prescaler value it is not necessary to wait until PUD is reset before continuing code execution except in case of low-power mode entry.</p>	000: 1/4	001: 1/8	010: 1/16	011: 1/32	100: 1/64	101: 1/128	110: 1/256	111: 1/256	
000: 1/4	001: 1/8	010: 1/16									
011: 1/32	100: 1/64	101: 1/128									
110: 1/256	111: 1/256										

11.2.3. Reload register (IWDG_RLDR)

Address offset: 0x08

Reset value: 0x0000 0FFF




Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	RLD[11:0]	<p>Independent watchdog counter reload value, Write 0xAAAA in the IWDG_CTLR register will reload the IWDG counter.</p> <p>These bits are write-protected. Write 0x5555 in the IWDG_CTLR register before writing these bits. When a write operation to this register ongoing, the RUD bit in the IWDG_STR register is set and the value read from this register is invalid.</p> <p>If several reload values are used by the application, it is mandatory to wait until RUD bit is reset before changing the reload value. However, after updating the reload value it is not necessary to wait until RUD is reset before continuing code</p>

execution except in case of low-power mode entry.

11.2.4. Status register (IWDG_STR)

Address offset: 0x0C

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	RUD	Independent watchdog counter reload value update When a write operation to IWDG_RLDR register ongoing, this bit is set and the value read from IWDG_RLDR register is invalid.
0	PUD	Independent watchdog prescaler value update When a write operation to IWDG_PSR register ongoing, this bit is set and the value read from IWDG_PSR register is invalid.

11.3. Window watchdog (WWDG)

11.3.1. Introduction

The window watchdog (WWDG) is used to detect system failures due to software malfunctions. After the window watchdog start, the 7-bit downcounter reduce progressively. The watchdog causes a reset when the counter reached 0x3F (the T6 bit becomes cleared). The watchdog also cause a reset if the counter is refreshed before the counter reached the window register value. So the software should refresh the counter in a limited window. The window watchdog has an early wakeup interrupt, when the counter reached 0x40, the watchdog causes an interrupt if the interrupt is enabled.

The window watchdog (WWDG) clock is prescaled from the APB1 clock.

11.3.2. Main features

- Programmable free-running 7-bit downcounter
- Conditional reset, when WWDG is enabled. Reset when the counter reached 0x3F, or the counter is refreshed when the value of the counter is greater than the window


register value.

- Early wakeup interrupt (EWI): if the watchdog is started and the interrupt is enabled. The interrupt occurred when the counter reached 0x40
- WWDG debug mode config bit, the WWDG continues to work or stopped in debug mode depends on this bit.

11.3.3. Function description

If the window watchdog is enable (set the WDGEN bit in the WWDG_CTLR), the watchdog cause a reset when the counter reached 0x3F (the CNT[6] bit becomes cleared), the watchdog also cause a reset if the counter is refreshed before the counter reached the window register value.

Figure 11-2 Window watchdog block diagram



The software should reload the downcounter by writing the WWDG_CTLR register to prevent an MCU reset, and the WWDG_CTLR register should be written before the downcounter decreases to 0x3F and after the downcounter is lesser than the window value. The reload value must be between 0xFF and 0xC0.


The watchdog is always disabled after a reset. The software starts the watchdog by setting the WDGEN bit in the WWDG_CTLR register. Whenever window watchdog is enabled, the counter counts down all the time, the value of the counter should be greater than 0x3F, it implies that the T6 bit should be set. The CNT[5:0] determine the maximum time interval of two reloading. The countdown speed depends on the APB1 clock and the prescaler (WWDG_PSR). The Configuration register (WWDG_CFR) contains the window value (WIN[6:0]), the downcounter must be reloaded when its value is lesser than the window value and greater than 0x3F, otherwise the watchdog cause a reset.

The Early Wakeup Interrupt (EWI) is enabled by setting the EWI bit in the WWDG_CFR register, the interrupt is generated when the counter reached 0x40. The software can do something such as communications or data logging in the interrupt service routine (ISR) in order to analyse the reason of software malfunctions or save the important data before resetting the device. Moreover the software can reload the counter in ISR to manage a

software system check and so on, in this case, the WWDG will never generate a WWDG reset but used for other things.

The EWI interrupt is cleared by writing '0' to the EWIF bit in the WWDG_STR register.

Figure 11-3 Window watchdog timing diagram



Calculate the WWDG timeout by using the formula below.

$$t_{WWDG} = t_{PCLK1} \times 4096 \times 2^{PS} \times (cnt[5:0] + 1) \text{ (ms)}$$

where:

t_{WWDG} : WWDG timeout

t_{PCLK1} : APB1 clock period measured in ms

Refer to the table below for the minimum and maximum values of the t_{WWDG} .

Table 11-2 Min-max timeout value at 36 MHz (fPCLK1)

Prescaler divider	PS[1:0]	Min timeout value CNT[6:0]=0x40	Max timeout value CNT[6:0]=0x7F
1/1	00	113 μ s	7.28 ms
1/2	01	227 μ s	14.56 ms
1/4	10	455 μ s	29.12 ms
1/8	11	910 μ s	58.25 ms


If the WWDG_HOLD bit in MCU DBG module is cleared, the WWDG continues to work even the Cortex™-M3 core halted (Debug mode). While the WWDG_HOLD bit is set, the WWDG stops in Debug mode.

11.4. WWDG registers

11.4.1. Control register (WWDG_CTLR)

Address offset: 0x00

Reset value: 0x0000 007F




Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	WDGEN	Start the window watchdog. Cleared by a hardware reset. Writing 0 has no effect. 0: window watchdog disabled 1: window watchdog enabled
6:0	CNT[6:0]	The value of the watchdog counter. The value decreases from 0x40 to 0x3F cause a reset. Writing this counter when the value of this counter is greater than the window value cause a reset.

11.4.2. Configuration register (WWDG_CFR)

Address offset: 0x04

Reset value: 0x0000 007F




Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9	EWI	Early wakeup interrupt. An interrupt occurs when the counter reaches 0x40 if the bit is set. It's cleared by a hardware reset. A write of 0 has no effect.
8:7	PS[1:0]	Prescaler. The time base of the watchdog counter 00: PCLK1 / 4096 / 1 01: PCLK1 / 4096 / 2 10: PCLK1 / 4096 / 4 11: PCLK1 / 4096 / 8
6:0	WIN[6:0]	The Window value. A reset occurs if writing watchdog counter (T bits in WWDG_CTLR) when the value of the watchdog counter is greater than the Window value.

11.4.3. Status register (WWDG_STR)

Address offset: 0x08

Reset value: 0x0000 0000



Bits	Fields	Descriptions
------	--------	--------------

31:1	Reserved	Must be kept at reset value.
0	EWIF	Early wakeup interrupt flag. When the counter has reached 0x40, this bit is set by hardware even the interrupt is not enabled (EWI in WWDG_CFR is cleared). Clear it by writing 0. A write of '1 has no effect.

12. Analog to Digital converter (ADC)

12.1. Introduction

The 12-bit ADC is a successive approximation analog-to-digital converter. The analog watchdog allows the application to detect if the input voltage goes outside the user-defined higher or lower thresholds. A/D conversion of the various channels can be performed in single, continuous, scan or discontinuous mode. The output of the ADC is stored in a left-aligned or right-aligned 16-bit data register. An on-chip hardware oversample scheme improves performances while off-loading the related computational burden from the MCU.

12.2. ADC main features

- High performance
 - 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
 - ADC sampling rate: 2 MSPs for 12-bit resolution, 2.3 MSPs for 10-bit resolution, Faster sampling rate can be obtained by lowering the resolution
 - Self-calibration
 - Programmable sampling time
 - Data alignment with built-in data coherency
 - DMA support
- Analog input channels
 - 24 external analog inputs
 - 1 channel for internal temperature sensor (VSENSE)
 - 1 channel for internal reference voltage (VREFINT)
- Start-of-conversion can be initiated
 - By software
 - By hardware triggers
- Conversion modes
 - Converts a single channel or scan a sequence of channels.
 - Single mode converts selected inputs once per trigger.
 - Continuous mode converts selected inputs continuously
 - Discontinuous mode
 - Dual mode(the device with two or more ADCs)
- Analog watchdog
- Interrupt generation at the end of regular and injected group conversions, and in case of analog watchdog
- Oversampler
 - 16-bit data register
 - Oversampling ratio adjustable from 2 to 256x
 - Programmable data shift up to 8-bits

- ADC supply requirements: 2.6V to 3.6V, and typical power supply voltage is 3.3V
- ADC input range: $V_{REF-} \leq V_{IN} \leq V_{REF+}$

12.3. ADC pins and internal signals

Table 12-1 ADC internal signals

Internal signal name	Signal type	Description
V_{SENSE}	Input	Internal temperature sensor output voltage
V_{REFINT}	Input	Internal voltage reference output voltage

Table 12-2 ADC pins definition


Name	Signal type	Remarks
$V_{DDA}^{(1)}$	Input, analog supply	Analog power supply equal to VDD and 2.6 V $\leq V_{DDA} \leq 3.6$ V
$V_{SSA}^{(1)}$	Input, analog supply ground	Ground for analog power supply equal to VSS
V_{REF+}	Input, analog reference positive	The positive reference voltage for the ADC, 2.6 V $\leq V_{REF+} \leq V_{DDA}$
V_{REF-}	Input, analog reference negative	The negative reference voltage for the ADC, $V_{REF-} = V_{SSA}$
ADCx_IN[15:0]	Analog signals	Up to 16 external channels

NOTE: 1. V_{DDA} and V_{SSA} have to be connected to VDD and VSS, respectively.

12.4. ADC functional description

Figure 12-1 shows the ADC block diagram and Table 12-2 give the ADC pin description.

Figure 12-1 ADC module block diagram



12.4.1 Calibration (ADC_CLB)

The ADC has a foreground calibration feature. During the procedure, the ADC calculates a calibration factor which is internally applied to the ADC until the next ADC power-off. The application must not use the ADC during calibration and must wait until it is completed. Calibration should be performed before starting A/D conversion. The calibration is initiated by software by setting bit `ADC_CLB=1`. `ADC_CLB` bit stays at 1 during all the calibration sequence. It is then cleared by hardware as soon the calibration completes.

When the ADC operating conditions change (V_{DDA} changes are the main contributor to ADC offset variations and temperature changes to a lesser extend), it is recommended to re-run a calibration cycle.

The internal analog calibration can be reset by setting the `RSTCLB` bit in `ADC_CTLR2` register.

Calibration software procedure:

1. Ensure that `ADCON=1`
2. delay 14 `ADCCLK` to wait for ADC stability
3. Set `RSTCLB` (optional)
4. Set `CLB=1`

5. Wait until CLB=0

12.4.2 ADC clock

The ADCCLK clock provided by the Clock Controller is synchronous with the PCLK2 (APB2 clock). The maximum frequency is 28 MHz. The RCC controller has a dedicated programmable prescaler for the ADC clock.

12.4.3 Regular and inserted channel groups

The ADC supports 18 multiplexed channels and organizes the conversion results into two groups: a regular channel group and an inserted channel group.

In the regular group, a sequence of up to 16 conversions can be organized in a specific sequence. The ADC_RSQ1~ADC_RSQ3 registers specify the selected channels of the regular group. The RL[3:0] bits in the ADC_RSQ1 register specify the total conversion sequence length.


In the inserted group, a sequence of up to 4 conversions can be organized in a specific sequence. The ADC_ISQ register specify the selected channels of the inserted group. The IL[1:0] bits in the ADC_ISQ register specify the total conversion sequence length.

12.4.4 Conversion modes

Single conversion mode

This mode can be running on the regular channel group. In the single conversion mode, the ADC performs conversion on the channel specified in the ADC_RSQ1. This method is only used for one channel, if more channels must be used, please use DMA to read the data. Once the ADCON has been set high, the ADC samples and converts a single channel, when the corresponding software trigger or external trigger is active. After conversion of the single channel, the conversion data will be stored in the ADC_RDTR register, the EOC will be set. An interrupt will be generated if the EOCIE or EOICIE bit is set.

Figure 12-2 Single conversion mode




Continuous conversion mode

This mode can be running on the regular channel group. The continuous conversion mode

will be enabled when CTN bit in the ADC_CTLR2 register is set. This method is only used for one channel, if more channels must be used, please use DMA to read the data. In this mode, the ADC performs conversion on the channel specified in the ADC_RSQ1. Once the ADCON has been set high, the ADC samples and converts specified channel, when the corresponding software trigger or external trigger is active. The conversion data will be stored in the ADC_RDTR register.

Figure 12-3 Continuous conversion mode



Scan conversion mode

The scan conversion mode will be enabled when SM bit in the ADC_CTLR1 register is set. In this mode, the ADC performs conversion on the channels with a specific sequence specified in the ADC_RSQ1~ADC_RSQ3 registers or ADC_ISQ register. Once the ADCON has been set high, the ADC sample and convert specified channels one by one in the regular or inserted group till the end of the regular or inserted group, when the corresponding software trigger or external trigger is active. The conversion data will be stored in the ADC_RDTR or ADC_IDTRx register. After conversion of the regular or inserted channel group, the EOC or EOIC will be set. An interrupt will be generated if the EOCIE or EOICIE bit is set. The DMA bit in ADC_CTLR2 register must be set in scan mode.

Figure 12-4 Scan conversion mode, continuous enable





Figure 12-5 Scan conversion mode, continuous disable




Discontinuous mode

For regular channel group, the discontinuous conversion mode will be enabled when DISRC bit in the ADC_CTLR1 register is set. In this mode, the ADC performs a short sequence of n conversions ($n \leq 8$) which is a part of the sequence of conversions selected in the ADC_RSQ1~ADC_RSQ3 registers. The value of n is defined by the DISNUM bits in the ADC_CTLR1 register. When the corresponding software trigger or external trigger is active, the ADC sample and convert the next n channels selected in the ADC_RSQ1~ADC_RSQ3 registers until all the channels in the regular sequence are done. The EOC will be set after every circle of the regular channel group. An interrupt will be generated if the EOCIE bit is set.

For inserted channel group, the discontinuous conversion mode will be enabled when DISIC bit in the ADC_CTLR1 register is set. In this mode, the ADC performs one conversion which is a part of the sequence of conversions selected in the ADC_ISQ register. When the corresponding software trigger or external trigger is active, the ADC sample and convert the next channel selected in the ADC_ISQ register until all the channels in the inserted sequence are done. The EOIC will be set after every circle of the inserted channel group. An interrupt will be generated if the EOICIE bit is set.

The regular and inserted groups cannot both work in discontinuous conversion mode. Only for one group conversion can be set in discontinuous conversion mode.

Figure 12-6 Discontinuous conversion mode



12.4.5 Analog watchdog

The analog watchdog is enabled when the AWREN and AWIEN bits in the ADC_CTLR1 register are set for regular and inserted channel groups respectively. When the analog voltage converted by the ADC is below a low threshold or above a high threshold, the AWE bit in ADC_STR register will be set. An interrupt will be generated if the AWEIE bit is set. The ADC_AWHT and ADC_AWLT registers are used to specify the high and low threshold. The comparison is done before the alignment, so the threshold value is independent of the alignment, which is specified by the DAL bit in the ADC_CTLR2 register. One or more channels, which are select by the AWREN, AWIEN, AWSSM and AWCS[4:0] bits in ADC_CTLR1 register, can be monitored by the analog watchdog.

12.4.6 Inserted channel management

Auto-insertion

The inserted group channels are automatically converted after the regular group channels when the ICA bit in ADC_CTLR1 register set. In this mode, external trigger on inserted channels cannot be enabled. A sequence of up to 20 conversions programmed in the ADC_RSQ1~ADC_RSQ3 and ADC_ISQ registers can be used to convert in this mode. In addition to the ICA bit, if the CNT bit is also set, regular channels followed by inserted channels are continuously converted.

The auto insertion mode cannot be enabled when the discontinuous conversion mode is set.

Triggered insertion

If the ICA bit is cleared and SM bit is set, the triggered insertion occurs if a software or external trigger occurs during the regular group channel conversion. In this situation, the ADC abort from the current conversion and start the conversion of inserted channel sequence in scan mode. After the inserted channel group is done, the regular group channel


conversion is resumed from the last aborted conversion.

12.4.7 Data alignment

The alignment of data stored after conversion can be specified by DAL bit in the ADC_CTLR2 register.

After decreased by the user-defined offset written in the ADC_ICOSn registers, the inserted group data value may be a negative value. The sign value is extended.

Figure 12-7 Data alignment



12.4.8 Programmable sample time

The number of ADC_CLK cycles which is used to sample the input voltage can be specified by the SPTn bits in the ADC_SPT1 and ADC_SPT2 registers. A different sample time can be specified for each channel. The total conversion time is “sampling time + 12.5” ADC_CLK cycles.

Example:

ADCCLK = 14MHz and sample time is 1.5 cycles, the total conversion time is “1.5+12.5(14)” cycles, that means 1us.

Note:The impedance of the external signal source or series resistance(R_{AIN}), between the source and PIN causes voltage drop, which increase the charging time of the capacitor. The following formula determines the maximum of the R_{AIN} for the ADC to obtain the best accuracy.

$$R_{AIN} + R_{ADC} < \frac{T_s}{f_{ADC} * C_{ADC} * \ln(2^{N+2})}$$

Table 12-3 Symbol definition of analog signal source resistance effect

Symbol	Parameter	Value
R_{AIN}	External input impedance	
R_{ADC}	Sampling switch resistance	MAX(R_{ADC})=0.45K

C_{ADC}	Internal sampling and hold capacitor	$TYP(C_{ADC})=6.4pF$
f_{ADC}	ADC clock frequency	
N	ADC resolution	12,10,8,6
T_s	Sampling time	The unit is clock cycles, such as 1.5, 7.5, 13.5, 28.5, 41.5, 55.5, 71.5, 239.5

12.4.9 External trigger

When the ETERC or ETEIC bits in ADC_CTLR2 register is set, conversion of regular or inserted group can be triggered by a rising edge of external trigger input. The ETSRC and ETSIC control bits are used to specify which out of 8 possible events can trigger conversion for the regular and inserted groups.

Table 12-4 External trigger for regular channels for ADC1 and ADC2

ETSRC [2:0]	Trigger Source	Trigger Type
000	TIMER1_CH1	Internal on-chip signal
001	TIMER1_CH2	
010	TIMER1_CH3	
011	TIMER2_CH2	
100	TIMER3_TRGO	
101	TIMER4_CH4	
110	EXTI_11/ TIMER8_TRGO	External signal
111	SWRCST	Software trigger

Table 12-5 External trigger for inserted channels for ADC1 and ADC2

ETSIC[2:0]	Trigger Source	Trigger Type
000	TIMER1_TRGO	Internal on-chip signal
001	TIMER1_CH4	
010	TIMER2_TRGO	
011	TIMER2_CH1	
100	TIMER3_CH4	
101	TIMER4_TRGO	
110	EXTI_15/ TIMER8_CC4	External signal
111	SWICST	Software trigger

Table 12-6 External trigger for regular channels for ADC3

ETSRC[2:0]	Trigger Source	Trigger Type
000	TIMER3_CH1	Internal on-chip signal
001	TIMER2_CH3	
010	TIMER1_CH3	
011	TIMER8_CH1	
100	TIMER8_TRGO	

101	TIMER5_CH1	
110	TIMER5_CH3	
111	SWRCST	Software trigger

Table 12-7 External trigger for inserted channels for ADC3

ETSIC[2:0]	Trigger Source	Trigger Type
000	TIMER1_TRGO	Internal on-chip signal
001	TIMER1_CH4	
010	TIMER4_CH3	
011	TIMER8_CH2	
100	TIMER8_CH4	
101	TIMER5_TRGO	
110	TIMER5_CH4	Software trigger
111	SWICST	

12.4.10 DMA request

The DMA request is used to transfer data of regular group for conversion of more than one channel. The ADC generates a DMA request at the end of conversion of a regular channel. When this request is received, the DMA will transfer the converted data from the ADC_RDTR register to the destination location which is specified by the user.

Note: Only ADC1 and ADC3 have this DMA capability. ADC2 converted data can be transferred in dual ADC mode.

12.4.11 Temperature sensor and internal reference voltage VREF

When the TSVREN bit of ADC_CTLR2 register is set, the temperature sensor channel (ADC1_CH16) and VREF channel (ADC1_CH17) is enabled. The temperature sensor can be used to measure the ambient temperature of the device. The sensor output voltage can be converted into a digital value by ADC. The sampling time for the temperature sensor recommended to be set to 17.1 μ s. When this sensor is not in use, it can be put in power down mode by resetting the TSVREN bit.

The output voltage of the temperature sensor changes linearly with temperature. Because there is an offset, which is up to 45 °C and varies from chip to chip due to process variation, on this line, the internal temperature sensor is more suited for applications that detect temperature variations instead of absolute temperatures. When it is used to detect accurate temperature, an external temperature sensor part should be used.

The internal voltage reference (V_{REF}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REF} is internally connected to the ADC_IN17 input channel.

12.4.12 ADC interrupts

The interrupt can be produced on end of conversion for regular and inserted groups and when the analog watchdog status bit is set. Separate interrupt enable bits are available for flexibility.

The interrupts of ADC1 and ADC2 are mapped into the same interrupt vector. The interrupts of ADC3 are mapped into a separate interrupt vector.

12.4.13 Programmable resolution (RES) - fast conversion mode

It is possible to obtain faster conversion time (t_{ADC}) by reducing the ADC resolution.

The resolution can be configured to be either 12, 10, 8, or 6 bits by programming the DRES[1:0] bits in the ADC_OVSCR register. Lower resolution allows faster conversion time for applications where high data precision is not required. The DRES[1:0] bits must only be changed when the ADCON bit is reset. The result of the conversion is always 12 bits wide and any unused LSB bits are read as zeroes. Lower resolution reduces the conversion time needed for the successive approximation steps as shown in Table 12-8.

Table 12-8 t_{SAR} timings depending on resolution

DRES[1:0] bits	t _{SAR} (ADC clock cycles)	t _{SAR} (ns) at f _{ADC} =28MHz	t _{SAMPL} (min) (ADC clock cycles)	t _{ADC} (ADC clock cycles)	t _{ADC} (us) at f _{ADC} =28MHz
12	12.5	446 ns	1.5	14	500 ns
10	10.5	375 ns	1.5	12	429 ns
8	8.5	304 ns	1.5	10	357 ns
6	6.5	232 ns	1.5	8	286 ns

12.4.14 Oversampler

The oversampling unit performs data preprocessing to offload the CPU. It can handle multiple conversions and average them into a single data with increased data width, up to 16-bit. It provides a result with the following form, where N and M can be adjusted:


$$\text{Result} = \frac{1}{M} * \sum_{n=0}^{n=N-1} \text{Conversion}(t_n)$$

It allows to perform by hardware the following functions: averaging, data rate reduction, SNR improvement, basic filtering. The oversampling ratio N is defined using the OVSR[2:0] bits in the ADC_OVSCR register. It can range from 2x to 256x. The division coefficient M consists of a right bit shift up to 8 bits. It is configured through the OVSS[3:0] bits in the ADC_OVSCR register.

The summation unit can yield a result up to 20 bits (256 x 12-bit), which is first shifted right. The upper bits of the result are then truncated, keeping only the 16 least significant bits

rounded to the nearest value using the least significant bits left apart by the shifting, before being finally transferred into the ADC_DR data register.


Figure 12-8 20-bit to 16-bit result truncation



Note: If the intermediate result after the shifting exceeds 16 bits, the upper bits of the result are simply truncated.

The Figure 12-9 shows a numerical example of the processing, from a raw 20-bit accumulated data to the final 16-bit result.

Figure 12-9 Numerical example with 5-bits shift and rounding



The Table 12-9 below gives the data format for the various N and M combination, for a raw conversion data equal to 0xFFFF.

Table 12-9 Maximum output results vs N and M Grayed values indicates truncation

Overs	Max	No-shi	1-bit	2-bit	3-bit	4-bit	5-bit	6-bit	7-bit	8-bit

a mplin g ratio	Raw data	ft OVSS = 0000	shift OVSS = 0001	shift OVSS = 0010	shift OVSS = 0011	shift OVSS = 0100	shift OVSS = 0101	shift OVSS = 0110	shift OVSS = 0111	shift OVSS = 1000
2x	0x1FF E	0x1FF E	0x0FF F	0x080 0	0x040 0	0x020 0	0x010 0	0x008 0	0x004 0	0x002 0
4x	0x3FF C	0x3FF C	0x1FF E	0x0FF F	0x080 0	0x040 0	0x020 0	0x010 0	0x008 0	0x004 0
8x	0x7FF8	0x7FF 8	0x3FF C	0x1FF E	0x0FF F	0x080 0	0x040 0	0x020 0	0x010 0	0x008 0
16x	0xFFF 0	0xFFF 0	0x7FF 8	0x3FF C	0x1FF E	0x0FF F	0x080 0	0x040 0	0x020 0	0x010 0
32x	0x1FF E0	0xFFE 0	0xFFF 0	0x7FF 8	0x3FF C	0x1FF E	0x0FF F	0x080 0	0x040 0	0x020 0
64x	0x3FF C0	0xFF C0	0xFFE 0	0xFFF 0	0x7FF 8	0x3FF C	0x1FF E	0x0FF F	0x080 0	0x040 0
128x	0x7FF8	0xFF8 0	0xFF C0	0xFFE 0	0xFFF 0	0x7FF 8	0x3FF C	0x1FF E	0x0FF F	0x080 0
256x	0xFFF 00	0xFF0 0	0xFF8 0	0xFF C0	0xFFE 0	0xFFF 0	0x7FF 8	0x3FF C	0x1FF E	0x0FF F

The conversion timings in oversampled mode do not change compared to standard conversion mode: the sample time is maintained equal during the whole oversampling sequence. New data are provided every N conversion, with an equivalent delay equal to $N \times t_{ADC} = N \times (t_{SMPL} + t_{SAR})$.

12.5. Dual ADC mode

In devices with two ADC, dual ADC mode can be used.

In dual ADC mode, the conversion starts alternately or simultaneously triggered by ADC1 master to ADC2 slave, according to the mode selected by the DUALMODE [3:0] bits in ADC1_CTLR1 register.

In dual mode, when configure the conversion which is triggered by an external event, the slave ADC must be configured as triggered by the software in order to prevent false triggers to start unwanted conversion. However, the external trigger must be enabled for ADC master and ADC slave.


The following modes can be configured:

- Independent mode
- Regular simultaneous mode
- Inserted simultaneous mode
- Fast interleaved mode
- Slow interleaved mode

- Alternate trigger mode
- Inserted simultaneous mode + regular simultaneous mode
- Regular simultaneous mode + alternate trigger mode
- Inserted simultaneous mode + fast Interleaved mode
- Inserted simultaneous mode + slow Interleaved mode

In dual ADC mode, the DMA bit must be set even if it is not used; the converted data of ADC slave can be read from the master data register.

Figure 12-10 Dual ADC block diagram



12.5.1 Independent mode

In this mode, the dual ADC synchronization is bypassed, and each ADC works independently

12.5.2 Regular simultaneous mode

This mode converts the regular channel simultaneously. The source of external trigger comes from the regular group MUX of ADC1 (selected by the ETSRC[2:0] bits in the


ADC1_CTLR2 register). A simultaneous trigger is provided to ADC2.

At the end of conversion event on ADC1 or ADC2 an EOC interrupt is generated (if enabled on one of the two ADC interfaces) when the ADC1/ADC2 regular channels are all converted. The behavior of Regular simultaneous mode shows in the Figure 12-11..

A 32-bit DMA is used, which transfers ADC1_RDTR 32-bit register (the ADC1_RDTR 32-bit register containing the ADC2 converted data in the upper halfword and the ADC1 converted data in the lower halfword) to SRAM.

- Note:**
1. Do not convert the same channel on the two ADCs (no overlapping sampling times for the two ADCs when converting the same channel).
 2. In simultaneous mode, exactly the same sampling time should be configured for the two channels that will be sampled simultaneously by ADC1 and ADC2.

Figure 12-11 Regular simultaneous mode on 16 channels




12.5.3 Inserted simultaneous mode

This mode converts the inserted channel simultaneously. The source of external trigger comes from the inserted group MUX of ADC1 (selected by the ETSIC[2:0] bits in the ADC1_CTLR2 register). A simultaneous trigger is provided to ADC2.

At the end of conversion event on ADC1 or ADC2, an EOIC interrupt is generated (if enabled on one of the two ADC interfaces). ADC1/ADC2 inserted channels are all converted, and the converted data is stored in the ADC_IDTRx registers of each ADC interface. The behavior of inserted simultaneous mode shows in the Figure 12-12.

- Note:**
1. Do not convert the same channel on the two ADCs (no overlapping sampling times for the two ADCs when converting the same channel).
 2. In simultaneous mode, exactly the same sampling time should be configured for the two channels that will be sampled simultaneously by ADC1 and ADC2.

Figure 12-12 Inserted simultaneous mode on 4 channels



12.5.4 Fast interleaved mode


This mode can be running on the regular channel group (usually one channel). The source of external trigger comes from the regular channel MUX of ADC1(selected by the ETSRC[2:0] bits in the ADC1_CTLR2 register). When the trigger occurs, ADC2 runs immediately and ADC1 runs after 7 ADC clock cycles.

If the continuous mode is enabled for both ADC1 and ADC2, the selected regular channels of both ADCs are continuously converted. The behavior of inserted simultaneous mode shows in the Figure 12-14.

After an EOC interrupt is generated by ADC1 in case of setting the EOCIE bit, we can use a 32-bit DMA, which transfers to SRAM the ADC1_RDTR 32-bit register containing the ADC2 converted data in the upper halfword and the ADC1 converted data in the lower halfword.

Note: The maximum sampling time allowed is <7 ADCCLK cycles to avoid the overlap between ADC1 and ADC2 sampling phases in the event that they convert the same channel.

Figure 12-13 Fast interleaved mode on 1 channel in continuous conversion mode



12.5.5 Slow interleaved mode


This mode can be running on the regular channel group (usually one channel). The source of external trigger comes from the regular channel MUX of ADC1(selected by the ETSRC[2:0] bits in the ADC1_CTLR2 register).When the trigger occurs, ADC2 runs immediately, ADC1 runs after 14 ADC clock cycles, after the second 14 ADC clock cycles the ADC2 runs again.

Continuous mode can't be used in this mode, because it continuously converts the regular channel. The behavior of inserted simultaneous mode shows in the Figure12-15.

After an EOC interrupt is generated by ADC1 (if enabled through the EOCIE bit), we can use a 32-bit DMA, which transfers to SRAM the ADC1_RDTR 32-bit register containing the ADC2 converted data in the upper halfword and the ADC1 converted data in the lower halfword.

- Note:**
1. The maximum sampling time allowed is <14 ADCCLK cycles to avoid the overlap between ADC1 and ADC2 sampling phases in the event that they convert the same channel.
 2. For both the fast and slow interleaved mode, we must ensure that no external trigger for inserted channel occurs.

Figure 12-14 Slow interleaved mode on 1 channel



12.5.6 Alternate trigger mode


This mode can be running on the inserted channel group. The source of external trigger comes from the inserted channel MUX of ADC1 (selected by the ETSIC[2:0] bits in the ADC1_CTLR2 register).

If the continuous mode is enabled for both ADC1 and ADC2, when the first trigger occurs, all the inserted channels of ADC1 are converted. When the second trigger occurs, all the inserted channels of ADC2 are converted. The behavior of inserted simultaneous continuous mode shows in the Figure 12-16.

If the EOIC interrupt of ADC1 and ADC2 are enabled, when all the channels of ADC1 or ADC2 have been converted, the corresponded interrupt occurred.

If another external trigger occurs after all inserted group channels have been converted, the alternate trigger process restarts by converting ADC1 inserted group channels.

Figure 12-15 Alternate trigger: inserted channel group



If the discontinuous mode is enabled for both ADC1 and ADC2, when the first trigger occurs,


the first inserted channel in ADC1 is converted. When the second trigger occurs, the first inserted channel in ADC2 is converted. Then the second channel in ADC1, the second channel in ADC2, and so on.

The behavior of inserted simultaneous discontinuous mode shows in the Figure 12-17.

If the EOIC interrupt of ADC1 and ADC2 are enabled. When all the channels of ADC1 or ADC2 have been converted, the corresponded interrupt occurred.

If another external trigger occurs after all inserted group channels have been converted then the alternate trigger process restarts.

Figure 12-16 Alternate trigger: inserted channels in discontinuous mode



12.5.7 Combined regular simultaneous + inserted simultaneous mode

In the independent mode, the conversion of regular group can be interrupted by the conversion of inserted group. In the dual mode, it is also possible to interrupt simultaneous conversion of a regular group to insert simultaneous conversion of an inserted group.

Note: In combined regular simultaneous + inserted simultaneous mode, the sampling time for the two ADCs should be configured the same.


12.5.8 Combined regular simultaneous + alternate trigger mode

It is possible to interrupt regular group simultaneous conversion to start alternate trigger conversion of an inserted group. The behavior of an alternate trigger interrupt a regular simultaneous conversion shows in the Figure 12-18.

When the inserted event occurs, the inserted alternate conversion is immediately started. If regular conversion is already running, in order to ensure synchronization after the inserted conversion, the regular conversion of both (master/slave) ADCs is stopped and resumed synchronously at the end of the inserted conversion.


Note: In combined regular simultaneous + alternate trigger mode, the sampling time for the two ADCs should be configured the same.

Figure 12-17 Regular simultaneous + alternate trigger mode



If one inserted trigger occurs during an inserted conversion that has interrupted a regular conversion, it will be ignored. Figure 12-19 shows the case (the third trigger is ignored).


Figure 12-18 Trigger occurs during inserted conversion



12.5.9 Combined inserted simultaneous + interleaved mode

It is possible to interrupt an interleaved conversion (both fast and slow) with an inserted event. When the inserted trigger occurs, the interleaved conversion is interrupted and the inserted conversion starts, at the end of the inserted sequence the interleaved conversion is resumed. Figure 12-19 shows the behavior of this mode.

Figure 12-19 Interleaved single channel with inserted sequence CH1, CH2




12.6. ADC registers

12.6.1. ADC status register (ADC_STR)

Address offset: 0x00

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:5	Reserved	Must be kept at reset value
4	STRC	Start flag of regular channel group 0: No regular channel group started 1: Regular channel group started Set by hardware when regular channel conversion starts. Cleared by software writing 0 to it.
3	STIC	Start flag of inserted channel group 0: No inserted channel group started 1: Inserted channel group started Set by hardware when inserted channel group conversion starts. Cleared by software writing 0 to it.
2	EOIC	End of inserted group conversion flag 0: No end of inserted group conversion 1: End of inserted group conversion Set by hardware at the end of all inserted group channel conversion. Cleared by software writing 0 to it.
1	EOC	End of group conversion flag 0: No end of group conversion 1: End of group conversion Set by hardware at the end of a regular or inserted group channel conversion. Cleared by software writing 0 to it or by reading the ADC_RDR register. Note: All the 101 devices and the of 103 devices whose FLASH are not more than 128K, the EOC flag should be cleared by software and can't be cleared by reading 16-bit ADC data register simultaneously. Others the EOC flag should be cleared by reading 16-bit ADC data register.
0	AWE	Analog watchdog event flag

0: No analog watchdog even

1: Analog watchdog event

Set by hardware when the converted voltage crosses the values programmed in the ADC_AWLT and ADC_AWHT registers.

Cleared by software writing 0 to it.

12.6.2. ADC control register 1 (ADC_CTLR1)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved								AWREN	AWIEN	Reserved			DUALMODE[3:0]		
								rw	rw				rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DISNUM[2:0]		DISIC	DISRC	ICA	AWSSM	SM	EOICIE	AWEIE	EOCIE	AWCS[4:0]					
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw					

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23	AWREN	Analog watchdog on regular channel enable 0: Analog watchdog regular channel disable 1: Analog watchdog regular channel enable
22	AWIEN	Analog watchdog on inserted channel enable 0: Analog watchdog inserted channel disable 1: Analog watchdog inserted channel enable
21:20	Reserved	Must be kept at reset value
19:16	DUALMODE[3:0]	Dual mode selection These bits use to select the operating mode. 0000: Independent mode. 0001: Combined regular simultaneous + inserted simultaneous mode 0010: Combined regular simultaneous + alternate trigger mode 0011: Combined inserted simultaneous + fast interleaved mode 0100: Combined inserted simultaneous + slow Interleaved mode 0101: Inserted simultaneous mode only 0110: Regular simultaneous mode only 0111: Fast interleaved mode only 1000: Slow interleaved mode only 1001: Alternate trigger mode only Note: These bits are reserved in ADC2 and ADC3. In dual mode, the change of configuration will cause unpredictable consequences.

		We must disable dual mode before any configuration change.
15:13	DISNUM[2:0]	Number of conversions in discontinuous mode The number of channels to be converted after a trigger will be DISNUM+1
12	DISIC	Discontinuous mode on inserted channels 0: Discontinuous mode on inserted channels disable 1: Discontinuous mode on inserted channels enable
11	DISRC	Discontinuous mode on regular channels 0: Discontinuous mode on regular channels disable 1: Discontinuous mode on regular channels enable
10	ICA	Inserted channel group convert automatically 0: Inserted channel group convert automatically disable 1: Inserted channel group convert automatically enable
9	AWSSM	When in scan mode, analog watchdog is effective on a single channel 0: Analog watchdog is effective on all channels 1: Analog watchdog is effective on a single channel
8	SM	Scan mode 0: scan mode enable 1: scan mode disable
7	EOICIE	Interrupt enable for EOIC 0: EOIC interrupt disable 1: EOIC interrupt enable
6	AWEIE	Interrupt enable for AWE 0: AWE interrupt disable 1: AWE interrupt enable
5	EOCIE	Interrupt enable for EOC 0: EOC interrupt disable 1: EOC interrupt enable
4:0	AWCS[4:0]	Analog watchdog channel select 00000: ADC channel0 00001: ADC channel1 00010: ADC channel2 01111: ADC channel15 10000: ADC channel16 10001: ADC channel17 Other values are reserved. Note: ADC1 analog Channel16 and Channel17 are internally connected to the temperature sensor and to V _{REFINT} .ADC2 analog inputs Channel16 and Channel17 are internally connected to V _{SS} .ADC3 analog inputs Channel9, Channel14,

Channel15, Channel16 and Channel17 are connected to V_{SS}.

12.6.3. ADC control register 2 (ADC_CTLR2)

Address offset: 0x08

Reset value: 0x0000 0000

Reserved								TSV REN	SWR CST	SWIC ST	ETE RC	ETSRC[2:0]		Reserved.
								rw	rw	rw	rw	rw		
ETEIC	ETSIC[2:0]		DAL	Reserved.	DMA	Reserved					RSTCLB	CLB	CTN	ADCON
rw	rw		rw		rw						rw	rw	rw	rw

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23	TSVREN	Channel 16 and 17 enable of ADC1. 0: Channel 16 and 17 of ADC1 disable 1: Channel 16 and 17 of ADC1 enable
22	SWRCST	Start on regular channel. Set 1 on this bit starts a conversion of a group of regular channels if ETSRC is 111. It is set by software and cleared by software or by hardware after the conversion starts.
21	SWICST	Start on inserted channel. Set 1 on this bit starts a conversion of a group of inserted channels if ETSIC is 111. It is set by software and cleared by software or by hardware after the conversion starts.
20	ETERC	External trigger enable for regular channel 0: External trigger for regular channel disable 1: External trigger for regular channel enable
19:17	ETSRC[2:0]	External trigger select for regular channel For ADC1 and ADC2: 000: Timer 1 CH1 001: Timer 1 CH2 010: Timer 1 CH3 011: Timer 2 CH2 100: Timer 3 TRGO 101: Timer 4 CH4 110: EXTI line 11/ Timer 8 TRGO 111: SWRCST For ADC3: 000: Timer 3 CH1


		001: Timer 2 CH3
		010: Timer 1 CH3
		011: Timer 8 CH1
		100: Timer 8 TRGO
		101: Timer 5 CH1
		110: Timer 5 CH3
		111: SWRCST
16	Reserved	Must be kept at reset value
15	ETEIC	External trigger enable for inserted channel 0: External trigger for inserted channel disable 1: External trigger for inserted channel enable
14:12	ETSIC[2:0]	External trigger select for inserted channel For ADC1 and ADC2: 000: Timer 1 TRGO 001: Timer 1 CH4 010: Timer 2 TRGO 011: Timer 2 CH1 100: Timer 3 CH4 101: Timer 4 TRGO 110: EXTI line15/ Timer 8 CH4 111: SWICST For ADC3: 000: Timer 1 TRGO 001: Timer 1 CH4 010: Timer 4 CH3 011: Timer 8 CH2 100: Timer 8 CH4 101: Timer 5 TRGO 110: Timer 5 CH4 111: SWICST
11	DAL	Data alignment 0: LSB alignment 1: MSB alignment
10:9	Reserved	Must be kept at reset value
8	DMA	DMA request enable. 0: DMA request disable 1: DMA request enable

7:4	Reserved	Must be kept at reset value
3	RSTCLB	Reset calibration This bit is set by software and cleared by hardware after the calibration registers are initialized. 0: Calibration register initialize done. 1: Initialize calibration register start
2	CLB	ADC calibration 0: Calibration done 1: Calibration start
1	CTN	Continuous mode 0: Continuous mode disable 1: Continuous mode enable
0	ADCON	ADC ON. The ADC will be wake up when this bit is changed from low to high and take a stabilization time. When this bit is high and “1” is written to it with other bits of this register unchanged, the conversion will start. Note: the the 101 devices and the 103 devices whose FLASH are not more than 128K needs delay 14 ADCCLK to wait for ADC stability after set ADCON bit. 0: ADC disable and power down 1: ADC enable

12.6.4. ADC sample time register 1 (ADC_SPT1)

Address offset: 0x0C

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23:21	SPT17[2:0]	refer to SPT10[2:0] description
20:18	SPT16[2:0]	refer to SPT10[2:0] description
17:15	SPT15[2:0]	refer to SPT10[2:0] description
14:12	SPT14[2:0]	refer to SPT10[2:0] description

11:9	SPT13[2:0]	refer to SPT10[2:0] description
8:6	SPT12[2:0]	refer to SPT10[2:0] description
5:3	SPT11[2:0]	refer to SPT10[2:0] description
2:0	SPT10[2:0]	Channel n sample time 000: 1.5 cycles 001: 7.5 cycles 010: 13.5 cycles 011: 28.5 cycles 100: 41.5 cycles 101: 55.5 cycles 110: 71.5 cycles 111: 239.5 cycles

Note: ADC1 analog Channel16 and Channel17 are internally connected to the temperature sensor and to VREFINT.

ADC2 analog inputs Channel16 and Channel17 are internally connected to VSS.

ADC3 analog inputs Channel14, Channel15, Channel16 and Channel17 are connected to VSS.

12.6.5. ADC sample time register 2 (ADC_SPT2)

Address offset: 0x10

Reset value: 0x0000 0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Reserved			SPT9[2:0]			SPT8[2:0]			SPT7[2:0]			SPT6[2:0]			SPT5[2:1]	
				rw			rw			rw			rw			rw	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	SPT5[0]		SPT4[2:0]			SPT3[2:0]			SPT2[2:0]			SPT1[2:0]			SPT0[2:0]		
	rw		rw			rw			rw			rw			rw		


Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value
29:27	SPT9[2:0]	refer to SPT0[2:0] description
26:24	SPT8[2:0]	refer to SPT0[2:0] description
23:21	SPT7[2:0]	refer to SPT0[2:0] description
20:18	SPT6[2:0]	refer to SPT0[2:0] description
17:15	SPT5[2:0]	refer to SPT0[2:0] description
14:12	SPT4[2:0]	refer to SPT0[2:0] description

11:9	SPT3[2:0]	refer to SPT0[2:0] description
8:6	SPT2[2:0]	refer to SPT0[2:0] description
5:3	SPT2[2:0]	refer to SPT0[2:0] description
2:0	SPT0[2:0]	Channel sample time 000: 1.5 cycles 001: 7.5 cycles 010: 13.5 cycles 011: 28.5 cycles 100: 41.5 cycles 101: 55.5 cycles 110: 71.5 cycles 111: 239.5 cycles Note: ADC3 analog inputs Channel9 is connected to V _{ss} .

12.6.6. ADC inserted channel data offset register x (ADC_ICOSx) (x=1..4)

Address offset: 0x14-0x20

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value
11:0	ICOSn[11:0]	Data offset for inserted channel n These bits will be subtracted from the raw converted data when converting inserted channels. The conversion result can be read from in the ADC_IDTRx registers.

12.6.7. ADC watchdog high threshold register (ADC_AWHT)

Address offset: 0x24

Reset value: 0x0000 0FFF




Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value
11:0	AWHT[11:0]	Analog watchdog high threshold These bits define the high threshold for the analog watchdog.

12.6.8. ADC watchdog low threshold register (ADC_AWLT)

Address offset: 0x28

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value
11:0	AWLT[11:0]	Analog watchdog low threshold These bits define the low threshold for the analog watchdog.

12.6.9. ADC regular sequence register 1 (ADC_RSQ1)

Address offset: 0x2C

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23:20	RL[3:0]	Regular channel group length. The total number of conversion in regular group equals to RL+1.
19:15	RSQ16[4:0]	refer to RSQ1[4:0] description
14:10	RSQ15[4:0]	refer to RSQ1[4:0] description
9:5	RSQ14[4:0]	refer to RSQ1[4:0] description
4:0	RSQ13[4:0]	refer to RSQ1[4:0] description

12.6.10. ADC regular sequence register 2 (ADC_RSQ2)

Address offset: 0x30

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		RSQ12[4:0]				RSQ11[4:0]				RSQ10[4:1]					
rw				rw				rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSQ10[0]	RSQ9[4:0]				RSQ8[4:0]				RSQ7[4:0]						
rw	rw				rw				rw						

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value
29:25	RSQ12[4:0]	refer to RSQ1[4:0] description
24:20	RSQ11[4:0]	refer to RSQ1[4:0] description
19:15	RSQ10[4:0]	refer to RSQ1[4:0] description
14:10	RSQ9[4:0]	refer to RSQ1[4:0] description
9:5	RSQ8[4:0]	refer to RSQ1[4:0] description
4:0	RSQ7[4:0]	refer to RSQ1[4:0] description

12.6.11. ADC regular sequence register 3 (ADC_RSQ3)

Address offset: 0x34

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		RSQ6[4:0]				RSQ5[4:0]				RSQ4[4:1]					
rw				rw				rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSQ4[0]	RSQ3[4:0]				RSQ2[4:0]				RSQ1[4:0]						
rw	rw				rw				rw						


Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value
29:25	RSQ6[4:0]	refer to RSQ1[4:0] description
24:20	RSQ5[4:0]	refer to RSQ1[4:0] description
19:15	RSQ4[4:0]	refer to RSQ1[4:0] description

14:10	RSQ3[4:0]	refer to RSQ1[4:0] description
9:5	RSQ2[4:0]	refer to RSQ1[4:0] description
4:0	RSQ1[4:0]	The channel number (0..17) are written to these bits to select a channel as the nth conversion in the regular channel group.

12.6.12. ADC inserted sequence register (ADC_ISQ)

Address offset: 0x38

Reset value: 0x0000 0000





Bits	Fields	Descriptions										
31:22	Reserved	Must be kept at reset value										
21:20	IL	Inserted channel group length. The total number of conversion in regular group equals to IL+1.										
19:15	ISQ4[4:0]	refer to ISQ1[4:0] description										
14:10	ISQ3[4:0]	refer to ISQ1[4:0] description										
9:5	ISQ2[4:0]	refer to ISQ1[4:0] description										
4:0	ISQ1[4:0]	The channel number (0..17) are written to these bits to select a channel at the nth conversion in the inserted channel group. Unlike the regular conversion sequence, the inserted channels are converted starting from (4-IL) , if IL[1:0] length is less than 4. <table style="margin-left: 20px; border: none;"> <tr> <td>IL</td> <td>Insert channel order</td> </tr> <tr> <td>3</td> <td>ISQ1 >> JSQ2 >> JSQ3 >> JSQ4</td> </tr> <tr> <td>2</td> <td>ISQ2 >> JSQ3 >> JSQ4</td> </tr> <tr> <td>1</td> <td>ISQ3 >> JSQ4</td> </tr> <tr> <td>0</td> <td>ISQ4</td> </tr> </table>	IL	Insert channel order	3	ISQ1 >> JSQ2 >> JSQ3 >> JSQ4	2	ISQ2 >> JSQ3 >> JSQ4	1	ISQ3 >> JSQ4	0	ISQ4
IL	Insert channel order											
3	ISQ1 >> JSQ2 >> JSQ3 >> JSQ4											
2	ISQ2 >> JSQ3 >> JSQ4											
1	ISQ3 >> JSQ4											
0	ISQ4											

12.6.13. ADC inserted data register x (ADC_IDTRx) (x= 1..4)

Address offset: 0x3C - 0x48

Reset value: 0x0000 0000






Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15:0	IDTn[15:0]	Inserted number n conversion data These bits contain the number n conversion result, which is read only.

12.6.14. ADC regular data register (ADC_RDTR)

Address offset: 0x4C

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:16	ADC2RDTR[15:0]	ADC2 regular channel data In ADC1: In dual mode, these bits contain the regular data of ADC2. In ADC2 and ADC3: these bits are not used.
15:0	RDTR[15:0]	Regular channel data These bits contain the conversion result from regular channel, which is read only.

12.6.15. ADC oversample control register (ADC_OVSCR)

Address offset: 0x80

Reset value: 0x0000_0000



Bits	Fields	Descriptions
31:14	Reserved	Forced by hardware to 0.
13:12	DRES[1:0]	ADC resolution

		00: 12bit; 01: 10bit; 10: 8bit; 11: 6bit
11:10	Reserved	Forced by hardware to 0.
9	TOVS	<p>Triggered Oversampling</p> <p>This bit is set and cleared by software.</p> <p>0: All oversampled conversions for a channel are done consecutively after a trigger 1: Each oversampled conversion for a channel needs a trigger</p> <p>Note: Software is allowed to write this bit only when ADCON=0 (which ensures that no conversion is ongoing).</p>
8:5	OVSS[3:0]	<p>Oversampling shift</p> <p>This bit is set and cleared by software.</p> <p>0000: No shift 0001: Shift 1-bit 0010: Shift 2-bits 0011: Shift 3-bits 0100: Shift 4-bits 0101: Shift 5-bits 0110: Shift 6-bits 0111: Shift 7-bits 1000: Shift 8-bits</p> <p>Other codes reserved</p> <p>Note: Software is allowed to write this bit only when ADCON =0 (which ensures that no conversion is ongoing).</p>
4:2	OVSR[2:0]	<p>Oversampling ratio</p> <p>This bit field defines the number of oversampling ratio.</p> <p>000: 2x 001: 4x 010: 8x 011: 16x 100: 32x 101: 64x 110: 128x 111: 256x</p> <p>Note: Software is allowed to write this bit only when ADCON =0 (which ensures that no conversion is ongoing).</p>
1	Reserved	Forced by hardware to 0.
0	OVSE	<p>Oversampler Enable</p> <p>This bit is set and cleared by software.</p> <p>0: Oversampler disabled</p>

1: Oversampler enabled

Note: Software is allowed to write this bit only when ADCON =0 (which ensures that no conversion is ongoing).

13. Digital-to-analog converter (DAC)

13.1. DAC introduction

The 12-bit DAC module is a voltage output digital-to-analog converter. The DAC can be configured in 8 or 12 bit mode and may be used in conjunction with the DMA controller. Two DAC converters, one output channel each. In dual DAC mode, conversions could be done independently or simultaneously when both channels are grouped together for synchronous update operation. An input reference pin VREF+(shared with ADC) is available for better resolution.

13.2. DAC main features

DAC main features are the following:

- 12-bit mode . Left or right data alignment
- Two DAC converters: one output channel each
- DMA capability for each channel
- Noise-wave generation
- Conversion update synchronously
- Triangular-wave generation
- Dual DAC independent or simultaneous conversions
- Conversion triggered by external triggers
- Input voltage reference, VREF+

Figure 13-1 shows the DAC block diagram of a DAC.




Table 13-1 gives the DAC pin description.

Table 13-1 DAC pins

Name	Signal type	Remarks
VREF+	Input, analog reference positive	The positive reference voltage for the DAC, $2.6V \leq VREF+ \leq VDDA(3.3V)$
VDDA	Input , analog supply	Analog power supply
VSSA	Input , analog supply ground	Ground for analog power supply
DAC_OUTx	Analog output signal	DACx analog output

Note: The corresponding GPIO pin (PA4 or PA5) is automatically connected to the analog converter output (DAC_OUTx), Once the DAC channel is enabled. The PA4 or PA5 pin should first be configured to analog (AIN to avoid parasitic consumption).

13.3. DAC function description

13.3.1. DAC enable

Each DAC can be powered on by setting its corresponding DENx bit in the DAC_CTLR register. The DAC is then enabled after a startup time tWAKEUP.

Note: The DENx is only macrocell can enables the analog DACx. The DACx digital interface is enabled even if the DENx bit is reset.

13.3.2. DAC output buffer enable

The DAC integrates two output buffer, which can be used to reduce the output impedance, and to drive external loads directly without an external operational amplifier. The DAC output buffer can be enabled and disabled using the DBOFFx bit in the DAC_CTLR register.

13.3.3. DAC data format

Depending on the selected configuration mode, the data has to be written in the specified register as described below:

■ Single DAC, there are three possibilities:

1. right alignment 8-bit: DAC_DHRx[11:4] bits are stored into DACx_R8DHR [7:0] bits
2. right alignment 12-bit: DAC_DHRx[11:0] bits are stored into DACx_R12DHR[11:0] bits
3. left alignment 12-bit: DAC_DHRx[11:0] bits are stored into DACx_L12DHR[15:4] bits

Depending on the loaded DAC_DHRx register, the data written by the shifted and stored into the DHRx(Data Holding Registerx, that are internal non-memory-mapped registers). The DHRx register will then be loaded into the DACx_ODR register either automatically, by software trigger or by an external event trigger.

■ Dual DAC, there are three possibilities:

1. Right alignment 8-bit: data for DAC1, DAC_DHR1[11:4] bits are stored into DACD_R8DHR[7:0] bits. data for DAC2, DAC_DHR2[11:4] bits are stored into DACD_R8DHR[15:8] bits.
2. Right alignment 12-bit: data for DAC1, DAC_DHR1[11:0] bits are stored into DACD_R12DHR [11:0] bits. data for DAC2, DAC_DHR2[11:0] bits are stored into DACD_R12DHR [27:16] bits.
3. Left alignment 12-bit: data for DAC1, DAC_DHR1[11:0] bits are stored into DACD_L12DHR[15:4] bits. data for DAC2, DACDHR2[11:0] bits are stored into DACD_L12DHR[31:20] bits

Depending on the loaded DAC_DHRx register, the data written by the shifted and stored into the DHR1 and DHR2(Data Holding Registerx, that are internal non-memory-mapped registers). The DHR1 and DHR2 register will then be loaded into the DAC1_ODR and DAC2_ODR registers, respectively, either automatically, by software trigger or by an external event trigger.

13.3.4. DAC conversion


The DACx_ODR cannot be written directly and any data to transfer to the DAC must be performed by loading the DAC_DHRx register (write on DACx_R12DHR, DACx_L12DHR, DACx_R8DHR, DACD_R12DHR, DACD_L12DHR, DACD_R8DHR).

If no hardware trigger is selected (DTENx bit in DAC_CTLR register is reset), Data stored into the DAC_DHRx register are automatically transferred to the DACx_ODR register after one

APB1 clock cycle. However, if a hardware trigger is selected (DTENx bit in DAC_CTLR register is set) and a trigger occurs, the transfer is performed three APB1 clock cycles later

When DACx_ODR is loaded with the DAC_DHRx contents, the analog output voltage becomes available after a time of Tsetting that depends on the power supply voltage and the analog output load.

Figure 13-2 Timing diagram for conversion with trigger disabled DTEN = 0;



13.3.5. DAC output voltage

The analog output voltages on the DAC pin are determined by the following equation:

$$\text{DAC output} = V_{\text{REF}} \cdot \text{ODR} / 4095$$

Digital inputs are converted to output voltages on a linear conversion between 0 and VREF+.

13.3.6. DMA request

Each DAC has a DMA function. two DMA can be respectively used for DAC DMA requests

A DAC DMA request is generated when an external trigger (but not a software trigger) occurs while the DDMAENx bit is set. The value of the DAC_DHRx register is then transferred to the DACx_ODR register.

In dual mode, if both DDMAENx bits are set, two DMA requests are generated. If only one DMA request is needed, you should set only the corresponding DMAENx bit. In this way, the application can manage both DACs in dual mode by using one DMA request and a unique DMA.

The DAC DMA request is not queued so that if a second external trigger arrives before the acknowledgement of the last request, then the new request will not be serviced and no error is reported

13.3.7. DAC trigger

Conversion can then be triggered by an external event (timer counter, external interrupt line), when the DTENx control bit is set. The DTSELx[2:0] control bits determine which out of 8 possible events will trigger conversion as shown in Table 1.

Table 13-2 External triggers

DTSEL[2:0]	Trigger Source	Trigger Type
000	Timer 6 TRGO	Internal signal from on-chip timers
001	Timer 3 TRGO	
010	Timer 7 TRGO	
011	Timer 5 TRGO	
100	Timer 2 TRGO	
101	Timer 4 TRGO	
110	EXTI line 9	External signal
111	SWTR	Software trigger

Each time a DAC interface detects a selected timer TRGO output, or a rising edge on the selected external interrupt line 9, the last data stored into the DAC_DHRx register is transferred into the DACx_ODR register. The DACx_ODR register is updated three APB1 Cycles after the trigger occurs.

If the software trigger is selected, the conversion starts once the SWTR bit is set. Once the DACx_ODR register has been loaded with the DAC_DHRx register contents.


Note: 1 DTSELx [2:0] bit cannot be changed when the DENx bit is set.

2 When software trigger is selected, it takes only one APB1 clock cycle for DAC_DHRx to DACx_ODR register transfer.

13.3.8. Noise generation

In order to generate a variable-amplitude pseudonoise, a linear feedback shift register is available. The DAC noise generation is selected by setting DWAVEx[1:0] to "01". The preloaded value in the LFSR is 0xAAA. This register is updated, three APB1 clock cycles after each trigger event, following a specific calculation algorithm

Figure 13-3 DAC LFSR register calculation algorithm




The LFSR value, that may be masked partially or totally by means of the DMAMPx[3:0] bits in the DAC_CTLR register, is added up to the DAC_DHRx contents without overflow and this value is then stored into the DACx_ODR register.

If LFSR is 0x0000, a '1' is injected into it (antilock –up mechanism).

It is possible to reset LFSR wave generation by resetting the DWAVEx[1:0] bits.

Figure 13-4 DAC conversion(SW trigger enabled)with LFSR wave generation



Note: DAC trigger must be enabled for noise generation, by setting the DTENx bit in the DAC_CTLR register.

13.3.9. Triangle-wave generation

It is possible to add a small-amplitude triangular waveform on a DC or slowly varying signal. DAC triangle-wave generation is selected by setting DWAVEx[1:0] to “10”. The amplitude is configured through the DMAMPx[3:0] bits in the DAC_CTLR register. An internal triangle counter is incremented three APB1 clock cycles after each trigger event. The value of this counter is then added to the DAC_DHRx register without overflow and the sum is stored into the DACx_ODR register. The triangle counter is incremented while it is less than the maximum amplitude defined by the DMAMPx[3:0] bits. Once the configured amplitude is reached, the counter is decremented down to 0, then incremented again and so on.

It is possible to reset triangle wave generation by resetting DWAVEx[1:0] bits.

Figure 13-5 DAC triangle wave generation





Figure 13-6 DAC conversion (SW trigger enabled) with triangle wave generation



- Note:**
1. DAC trigger must be enabled for triangle wave generation, by setting the DTENx bit in the DAC_CTLR register.
 2. DMAMPx [3:0] bits must be configured before enabling the DAC, otherwise they cannot be changed.

13.4. Dual DAC conversion

the two DAC works at the same time, To efficiently use the bus bandwidth in applications, three dual registers are implemented: DACD_R8DHR, DACD_R12DHR and DACD_L12DHR. A unique register access is then required to drive both DACs at the same time.

For the two DACs and these special registers, eleven possible conversion modes are possible. The conversion mode in the case of can only use one DAC, still can operate through independent DHRx registers.

All modes are described in the paragraphs below.

13.4.1. Independent trigger without wave generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources by setting different values in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When a DAC1 trigger arrives, the DHR1 register is transferred into DAC1_ODR (three APB1 clock cycles later).

When a DAC2 trigger arrives, the DHR2 register is transferred into DAC2_ODR (three APB1 clock cycles later).

13.4.2. Independent trigger with same LFSR generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources by setting different values in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Configure the two DAC DWAVEx[1:0] bits as “01” and the same LFSR mask value in the DMAMPx[3:0] bits
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When the DAC1 trigger event, LFSR1 counter with the same shielding value and the DHR1 register value added results to the DAC1_ODR register (three APB1 clock cycles later), and then update the LFSR1 register

When the DAC2 trigger event, LFSR2 counter with the same shielding value and the DHR2 register value added results to the DAC2_ODR register (three APB1 clock cycles later), and then update the LFSR2 register

13.4.3. Independent trigger with different LFSR generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources by setting different values in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Configure the two DAC DWAVEx[1:0] bits as “01” and set different LFSR masks values in the DMAMP1[3:0] and DMAMP2[3:0] bits
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When a DAC1 trigger event arrives, the LFSR1 counter with the same shielding value configured by DMAMP1[3:0], is added to the DHR1 register and the results is transferred into

DAC1_ODR (three APB1 clock cycles later). and then update the LFSR1 counter.

When a DAC2 trigger event arrives, the LFSR2 counter with the same shielding value configured by DMAMP2[3:0], is added to the DHR2 register and the results is transferred into DAC2_ODR (three APB1 clock cycles later). and then update the LFSR2 counter.

13.4.4. Independent trigger with same triangle generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources by setting different values in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Configure the two DAC DWAVEx[1:0] bits as “1x” and the same maximum amplitude value in the DMAMPx[3:0] bits
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When the DAC1 trigger events, the same triangle amplitude value plus the value of the DHR1 register, the results is transferred into the DAC1_ODR (three APB1 clock cycles later), and then update the DAC1 triangular wave counter.

When the DAC2 trigger events, the same triangle amplitude value plus the value of the DHR2 register, the results is transferred into the DAC2_ODR (three APB1 clock cycles later), and then update the DAC2 triangular wave counter.

13.4.5. Independent trigger with different triangle generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources by setting different values in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Configure the two DAC DWAVEx[1:0] bits as “1x” and set different maximum amplitude values in the DMAMP1[3:0] and DMAMP2[3:0] bits.
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When a DAC1 trigger arrives, the DAC1 triangle counter, with a triangle amplitude configured by DMAMP1[3:0] plus DHR1 register and the results is transferred into DAC1_ODR (three APB1 clock cycles later). and then update the DAC1 triangular wave counter.

When a DAC2 trigger arrives, the DAC2 triangle counter, with a triangle amplitude configured by DMAMP2[3:0] plus DHR2 register and the results is transferred into DAC2_ODR (three APB1 clock cycles later). and then update the DAC 2 triangular wave counter.

13.4.6. Simultaneous software start

To configure the DAC in this conversion mode, the following sequence is required:

- Load the dual DAC data to the desired DHR register(DACD_R12DHR,

DACD_L12DHR or DACD_R8DHR)

In this configuration, one APB1 clock cycle later, the DHR1 and DHR2 registers are transferred into DAC1_ODR and DAC2_ODR, respectively.

13.4.7. Simultaneous trigger without wave generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure the same trigger source for both DAC by setting the same value in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Load the dual DAC data to the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When a trigger arrives, the DHR1 and DHR2 registers are transferred into DAC1_ODR and DAC2_ODR, respectively (after three APB1 clock cycles).

13.4.8. Simultaneous trigger with same LFSR generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources by setting different values in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Configure the two DAC DWAVEx[1:0] bits as "01" and the same LFSR mask value in the DMAMPx[3:0] bits
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When DAC trigger arrives, the LFSR1 counter, with the same mask, is added to the DHR1 register and the result is transferred into DAC1_ODR (three APB1 clock cycles later). Then the LFSR1 count is updated. Similarly, the LFSR2 counter, with the same mask, is added to the DHR2 register and the result is transferred into DAC2_ODR (three APB1 clock cycles later). Then the LFSR2 count is updated.

13.4.9. Simultaneous trigger with different LFSR generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources for both DAC by setting same value in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Configure the two DAC DWAVEx[1:0] bits as "01" and the different LFSR masks value in the DMAMP1[3:0] and DMAMP2[3:0] bits
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When DAC trigger arrives, the LFSR1 counter, with the mask configured by

DMAMP1[3:0], is added to the DHR1 register and the results is transferred into DAC1_ODR (three APB1 clock cycles later). Then the LFSR1 count is updated. Similarly, the LFSR2 counter, with the mask configured by DMAMP2[3:0], is added to the DHR2 register and the results is transferred into DAC2_ODR (three APB1 clock cycles later). Then the LFSR2 count is updated.

13.4.10. Simultaneous trigger with same triangle generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources by setting different values in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Configure the two DAC DWAVEx[1:0] bits as “1x” and the same maximum amplitude value in the DMAMPx[3:0] bits
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When a DAC trigger arrives, the DAC1 triangle counter, with same triangle amplitude is added to the DHR1 register and the results is transferred into DAC1_ODR (three APB1 clock cycles later). Then the DAC1 triangle counter is updated. Similarly, the DAC2 triangle counter, with the same triangle amplitude is added to the DHR2 register and the results is transferred into DAC2_ODR (three APB1 clock cycles later). Then the DAC2 triangle counter is updated.

13.4.11. Simultaneous trigger with different triangle generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC trigger enable bits DTEN1 and DTEN2
- Configure different trigger sources by setting different values in the DTSEL1[2:0] and DTSEL2[2:0] bits
- Configure the two DAC DWAVEx[1:0] bits as “1x” and set different maximum amplitude values in the DMAMP1[3:0] and DMAMP2[3:0] bits
- Load the dual DAC data into the desired DHR register (DACD_R12DHR, DACD_L12DHR or DACD_R8DHR)

When a DAC trigger arrives, the DAC1 triangle counter, with a triangle amplitude configured by DMAMP1[3:0], is added to the DHR1 register and the results is transferred into DAC1_ODR (three APB1 clock cycles later). Then the DAC1 triangle counter is updated. Similarly, the DAC2 triangle counter, with a triangle amplitude configured by DMAMP2[3:0], is added to the DHR2 register and the results is transferred into DAC2_ODR (three APB1 clock cycles later). Then the DAC2 triangle counter is updated.

13.5. DAC registers

13.5.1. DAC control register (DAC_CTLR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		DDMAEN2	DMAMP2[3:0]			DWAVEL2[1:0]		DTSEL2[2:0]		DTEN2	DBOFF2		DEN2		
		rw	rw			rw		rw		rw	rw		rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		DDMAEN1	DMAMP1[3:0]			DWAVEL1[1:0]		DTSEL1[2:0]		DTEN1	DBOFF1		DEN1		
		rw	rw			rw		rw		rw	rw		rw		

Bits	Fields	Descriptions
31:29	Reserved	Must keep the reset value
28	DDMAEN2	DAC2 DMA enable This bit is set and cleared by software. 0: DAC2 DMA mode disabled 1: DAC2 DMA mode enabled
27:24	DMAMP2[3:0]	DAC2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode 0000:Unmask bit0 of LFSR/Triangle Amplitude equal to 1 0001:Unmask bits[1:0] of LFSR/Triangle Amplitude equal to 3 0010:Unmask bits[2:0] of LFSR/Triangle Amplitude equal to 7 0011:Unmask bits[3:0] of LFSR/Triangle Amplitude equal to 15 0100:Unmask bits[4:0] of LFSR/Triangle Amplitude equal to 31 0101:Unmask bits[5:0] of LFSR/Triangle Amplitude equal to 63 0110:Unmask bits[6:0] of LFSR/Triangle Amplitude equal to 127 0111:Unmask bits[7:0] of LFSR/Triangle Amplitude equal to 255 1000:Unmask bits[8:0] of LFSR/Triangle Amplitude equal to 511 1001:Unmask bits[9:0] of LFSR/Triangle Amplitude equal to 1023 1010:Unmask bits[10:0] of LFSR/Triangle Amplitude equal to 2047 ≥1011:Unmask bits[11:0] of LFSR/Triangle Amplitude equal to 4095
23:22	DWAVE2[1:0]	DAC2 noise/triangle wave generation enable These bits are set/reset by software 00: wave generation disabled 01: Noise wave generation enabled 1x: Triangle wave generation enabled Note: only used if bit DTEN2=1 (DAC2 trigger enabled)

21:19	DTSEL2[2:0]	<p>DAC2 trigger selection</p> <p>These bits select the external event used to trigger DAC2</p> <p>000: Timer 6 TRGO event</p> <p>001: Timer 3 TRGO event</p> <p>010: Timer 7 TRGO event</p> <p>011: Timer 5 TRGO event</p> <p>100: Timer 2 TRGO event</p> <p>101: Timer 4 TRGO event</p> <p>110: External line9</p> <p>111: Software trigger</p> <p>Note: only used if bit DTEN2=1 (DAC2 trigger enabled)</p>
18	DTEN2	<p>DAC2 trigger enable</p> <p>This bit is set and cleared by software to enable/disable DAC2 trigger.</p> <p>0: DAC2 trigger disabled and data transfer into DAC_DHR2 register is transferred one APB1 clock cycle later to the DAC2_ODR register.</p> <p>1: DAC2 trigger enabled and data transfer into DAC_DHR2 register is transferred one APB1 clock cycle later to the DAC2_ODR register.</p> <p>Note: When software trigger is selected, it takes only one APB1 clock cycle for DAC_DHR2 to DAC2_ODR register transfer</p>
17	DBOFF2	<p>DAC2 output buffer disable</p> <p>This bit is set and cleared by software to enable/disable DAC2 output buffer.</p> <p>0: DAC2 output buffer enabled</p> <p>1: DAC2 output buffer disabled</p>
16	DEN2	<p>DAC2 enable</p> <p>This bit is set and cleared by software to enable/disable DAC2.</p> <p>0: DAC2 disabled</p> <p>1: DAC2 enabled</p>
15:13	Reserved	<p>Must keep the reset value</p>
12	DDMAEN1	<p>DAC1 DMA enable</p> <p>This bit is set and cleared by software.</p> <p>0: DAC1 DMA mode disabled</p> <p>1: DAC1 DMA mode enabled</p>
11:8	DMAMP1[3:0]	<p>DAC1 mask/amplitude selector</p> <p>These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode</p> <p>0000: Unmask bit0 of LFSR/Triangle Amplitude equal to 1</p>

		0001:Unmask bits[1:0] of LFSR/Triangle Amplitude equal to 3
		0010:Unmask bits[2:0] of LFSR/Triangle Amplitude equal to 7
		0011:Unmask bits[3:0] of LFSR/Triangle Amplitude equal to 15
		0100:Unmask bits[4:0] of LFSR/Triangle Amplitude equal to 31
		0101:Unmask bits[5:0] of LFSR/Triangle Amplitude equal to 63
		0110:Unmask bits[6:0] of LFSR/Triangle Amplitude equal to 127
		0111:Unmask bits[7:0] of LFSR/Triangle Amplitude equal to 255
		1000:Unmask bits[8:0] of LFSR/Triangle Amplitude equal to 511
		1001:Unmask bits[9:0] of LFSR/Triangle Amplitude equal to 1023
		1010:Unmask bits[10:0] of LFSR/Triangle Amplitude equal to 2047
		≥1011:Unmask bits[11:0] of LFSR/Triangle Amplitude equal to 4095
7:6	DWAVE1[1:0]	DAC1 noise/triangle wave generation enable These bits are set/reset by software 00: wave generation disabled 01: Noise wave generation enabled 1x: Triangle wave generation enabled Note: only used if bit DTEN1=1 (DAC1 trigger enabled)
5:3	DTSEL1[2:0]	DAC1 trigger selection These bits select the external event used to trigger DAC1 000: Timer 6 TRGO event 001: Timer 3 TRGO event 010: Timer 7 TRGO event 011: Timer 5 TRGO event 100: Timer 2 TRGO event 101: Timer 4 TRGO event 110: External line9 111: Software trigger Note: only used if bit DTEN1=1 (DAC1 trigger enabled)
2	DTEN1	DAC1 trigger enable This bit is set and cleared by software to enable/disable DAC1 trigger. 0: DAC channel1 trigger disabled and data transfer into DAC_DHR1 register is transferred one APB1 clock cycle later to the DAC1_ODR register. 1: DAC channel1 trigger enabled and data transfer into DAC_DHR1 register is transferred one APB1 clock cycle later to the DAC1_ODR register. Note: When software trigger is selected,it takes only one APB1 clock cycle for DAC_DHR1 to DAC1_ODR register transfer
1	DBOFF1	DAC1 output buffer disable This bit is set and cleared by software to enable/disable DAC1 output buffer. 0: DAC1 output buffer enabled


1: DAC1 output buffer disabled

0 DEN1 DAC1 enable
 This bit is set and cleared by software to enable/disable DAC1.
 0: DAC1 disabled
 1: DAC1 enabled

13.5.2. DAC software trigger register (DAC_SWTR)

Address offset: 0x04

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:2	Reserved	Must keep the reset value
1	SWTR2	DAC2 software trigger This bit is set and cleared by software to enable/disable the software trigger. 0: Software trigger disabled 1: Software trigger enabled Note: This bit is reset by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value is loaded to the DAC2_ODR register.
0	SWTR1	DAC1 software trigger This bit is set and cleared by software to enable/disable the software trigger. 0: Software trigger disabled 1: Software trigger enabled Note: This bit is reset by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value is loaded to the DAC1_ODR register.

13.5.3. DAC1 12-bit right-aligned data holding register (DAC1_R12DHR)

Address offset: 0x08

Reset value: 0x0000 0000



Reserved	DAC1_DHR[11:0]
----------	----------------

rw

Bits	Fields	Descriptions
31:16	Reserved	Must keep the reset value
11:0	DAC1_DHR[11:0]	DAC1 12-bit right-aligned data These bits are written by software which specify 12-bit data for DAC1.

13.5.4. DAC1 12-bit left-aligned data holding register (DAC1_L12DHR)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DAC1_DHR[11:0]												Reserved			

rw

Bits	Fields	Descriptions
31:16	Reserved	Must keep the reset value
15:4	DAC1_DHR[11:0]	DAC1 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC1.
3:0	Reserved	

13.5.5. DAC1 8-bit right-aligned data holding register (DAC1_R8DHR)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								DAC1_DHR[7:0]							


rw

Bits	Fields	Descriptions
31:8	Reserved	Must keep the reset value
7:0	DAC1_DHR[7:0]	DAC1 8-bit left-aligned data These bits are written by software which specify 8-bit data for DAC1.

13.5.6. DAC2 12-bit right-aligned data holding register (DAC2_R12DHR)

Address offset: 0x14

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:12	Reserved	Must keep the reset value
11:0	DAC2_DHR[11:0]	DAC2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC2.

13.5.7. DAC2 12-bit left-aligned data holding register (DAC2_L12DHR)

Address offset: 0x18

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:16	Reserved	Must keep the reset value
15:4	DAC2_DHR[11:0]	DAC2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC2.
3:0	Reserved	Must keep the reset value

13.5.8. DAC2 8-bit right-aligned data holding register (DAC2_R8DHR)

Address offset: 0x1C

Reset value: 0x0000 0000



Reserved															
----------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								DAC2_DHR[7:0]							
rw															

Bits	Fields	Descriptions
31:8	Reserved	Must keep the reset value
7:0	DAC2_DHR[7:0]	DAC2 8-bit right-aligned data These bits are written by software which specify 8-bit data for DAC2.

13.5.9. Dual DAC 12-bit right-aligned data holding register (DACD_R12DHR)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				DAC2_DHR [11:0]											
rw															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				DAC1_DHR [11:0]											
rw															

Bits	Fields	Descriptions
31:28	Reserved	Must keep the reset value
27:16	DAC2_DHR[11:0]	DAC2 12-bit right-aligned data These bits are written by software which specify 12-bit data for DAC2.
15:12	Reserved	Must keep the reset value
11:0	DAC1_DHR[11:0]	DAC1 12-bit right-aligned data These bits are written by software which specify 12-bit data for DAC1.

13.5.10. Dual DAC 12-bit left-aligned data holding register (DACD_L12DHR)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DAC2_DHR [11:0]												Reserved			
rw															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DAC1_DHR [11:0]												Reserved			
rw															


Bits	Fields	Descriptions
------	--------	--------------

31:20	DAC2_DHR[11:0]	DAC2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC2.
19:16	Reserved	Must keep the reset value
15:4	DAC1_DHR[11:0]	DAC1 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC1.
3:0	Reserved	Must keep the reset value

13.5.11. Dual DAC 8-bit right-aligned data holding register (DACD_R8DHR)

Address offset: 0x28

Reset value: 0x0000 0000




Bits	Fields	Descriptions
------	--------	--------------

31:16	Reserved	Must keep the reset value
15:8	DAC2_DHR[7:0]	DAC2 8-bit right-aligned data These bits are written by software which specify 8-bit data for DAC2.
7:0	DAC1_DHR[7:0]	DAC1 8-bit right-aligned data These bits are written by software which specify 8-bit data for DAC1.

13.5.12. DAC1 output data register (DAC1_ODR)

Address offset: 0x2C

Reset value: 0x0000 0000




Bits	Fields	Descriptions
------	--------	--------------

31:12	Reserved	Must keep the reset value
11:0	DAC1_ODR[11:0]	DAC1 data output These bits are read only, they contain data output for DAC1.

13.5.13. DAC2 output data register (DAC2_ODR)

Address offset: 0x30

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:12	Reserved	Must keep the reset value
11:0	DAC2_ODR[11:0]	DAC2 data output These bits are read only, they contain data output for DAC2.

14. Inter-integrated circuit (I2C) interface

14.1. Introduction

The I2C (inter-integrated circuit) module provides an I2C interface which is an industry standard two line serial interface for MCU to communicate with external I2C interface. I2C bus uses two serial lines: a serial data line, SDA, and a serial clock line, SCL.

The I2C interface implements standard I2C protocol at standard or fast speed as well as CRC calculation and checking, SMBus (system management bus) and PMBus (power management bus). It also supports multi-master I2C bus. The I2C interface provides DMA mode for users to reduce CPU overload.

14.2. Main features

- Parallel-bus to I2C-bus protocol converter and interface
- Both master and slave functions with the same interface
- Bi-directional data transfer between master and slave
- Supports 7-bit and 10-bit addressing and general call addressing
- Multi-master capability
- Supports Standard Speed (up to 100 kHz) and Fast Speed (up to 400 kHz)
- Configurable SCL stretching in slave mode
- Supports DMA mode
- SMBus 2.0 and PMBus compatible
- 2 Interrupts: one for successful byte transmission and the other for error event
- Optional PEC (packet error checking) generation and check

14.3. Function description

Figure 14-1 below provides details on the internal configuration of the I2C interface.

Figure 14-1 I2C module block diagram




Table 14-1 Definition of I2C-bus terminology

Term	Description
Transmitter	the device which sends data to the bus
Receiver	the device which receives data from the bus
Master	the device which initiates a transfer, generates clock signals and terminates a transfer
Slave	the device addressed by a master
Multi-master	more than one master can attempt to control the bus at the same time without corrupting the message
Synchronization	procedure to synchronize the clock signals of two or more devices
Arbitration	procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the winning message is not corrupted

14.3.1. SDA and SCL lines


The I2C module has two external lines, the serial data SDA and serial clock SCL lines. The two wires carry information between the devices connected to the bus.

Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via current-source or pull-up resistor. When the bus is free, both lines are HIGH. The output stages of devices connected to the bus must have an open-drain or open-collect or to perform the wired-AND function. Data on the I2C-bus can be transferred at rates of up to 100 kbit/s in the standard-mode and up to 400 kbit/s in the fast mode. Due to the variety of different technology devices (CMOS, NMOS, bipolar) that can be connected to the I2C-bus, the levels of the logical '0' (LOW) and '1' (HIGH) are not fixed and depend on the associated level of VDD.

14.3.2. Data validation

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW (see Figure 14-2). One clock pulse is generated for each data bit transferred.


Figure 14-2 Data validation



14.3.3. Start and stop condition

All transactions begin with a START (S) and are terminated by a STOP (P) (see Figure 14-3). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.

Figure 14-3 Start and stop condition




14.3.4. Clock synchronization

Two masters can begin transmitting on a free bus at the same time and there must be a method for deciding which takes control of the bus and complete its transmission. This is done by clock synchronization and arbitration. In single master systems, clock synchronization and arbitration are not needed.

Clock synchronization is performed using the wired-AND connection of I2C interfaces to the SCL line. This means that a HIGH to LOW transition on the SCL line causes the masters concerned to start counting off their LOW period and, once a master clock has gone LOW, it holds the SCL line in that state until the clock HIGH state is reached (see Figure 14-4). However, if another clock is still within its LOW period, the LOW to HIGH transition of this clock may not change the state of the SCL line. The SCL line is therefore held LOW by the master with the longest LOW period. Masters with shorter LOW periods enter a HIGH wait-state during this time.

Figure 14-4 Clock synchronization




14.3.5. Arbitration

Arbitration, like synchronization, refers to a portion of the protocol required only if more than one master is used in the system. Slaves are not involved in the arbitration procedure.

A master may start a transfer only if the bus is free. Two masters may generate a START condition within the minimum hold time of the START condition which results in a valid START condition on the bus. Arbitration is then required to determine which master will complete its transmission.

Arbitration proceeds bit by bit. During every bit, while SCL is HIGH, each master checks to see if the SDA level matches what it has sent. This process may take many bits. Two masters can actually complete an entire transaction without error, as long as the transmissions are identical. The first time a master tries to send a HIGH, but detects that the SDA level is LOW, the master knows that it has lost the arbitration and turns off its SDA output driver. The other master goes on to complete its transaction.

Figure 14-5 SDA Line arbitration



14.3.6. I2C communication flow

Each I2C device is recognized by a unique address (whether it is a microcontroller, LCD driver, memory or keyboard interface) and can operate as either a transmitter or receiver, depending on the function of the device.

An I2C slave will continue to detect addresses after a start condition on I2C bus and compare the detected address with its own address which is programmable by software. Once the two addresses matches, the I2C slave will send an ACK to the I2C bus and responses to the following command on I2C bus: transmitting or receiving desired data. Additionally, if General Call is enabled by software, an I2C slave always responses to a General Call Address (0x00). The I2C block support both 7-bit and 10-bit addresses.

An I2C master always initiates or end a transfer using Start or Stop condition and it's also responsible for SCL clock generation.

Figure 14-6 I2C communication flow with 7-bit address.





Figure 14-7 I2C communication flow with 10-bit address.



14.3.7. Programming model

An I2C device such as LCD driver may be only a receiver, whereas a memory can both receive and transmit data. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

An I2C device is able to transmit or receive data whether it's a master or a slave, thus, there're 4 operation modes for an I2C device:

- Master Transmitter

- Master Receiver
- Slave Transmitter
- Slave Receiver

I2C block supports all of the four I2C modes. After system reset, it works in slave mode. If it's programmed by software and finishes sending a Start condition on I2C bus, it changes into master mode. The I2C changes back to slave mode after it's programmed by software and finishes sending a Stop Condition on I2C bus.


Programming model in slave transmitting mode

As it shows in below, software should follow these steps to operate I2C block in slave mode for transmitting some data to the I2C bus:

1. First of all, software should enable I2C peripheral clock as well as configure clock related registers in I2C_CTLR2 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for Start condition followed by Address on I2C bus.
2. After receiving a Start condition followed by a matched address, either in 7-bit format or in 10-bit format, the I2C hardware sets the ADDSEND bit in I2C_STR1 register, which should be monitored by software either by polling or interrupt. Now software should read I2C_STR1 and then I2C_STR2 to clear ADDSEND bit. If the address is in 10-bit format, the I2C master should then generate a Restart condition and send a header to the I2C bus. The slave sets ADDSEND bit again after it detects the restart condition and the following header. Software also clears the ADDSEND bit again by reading I2C_STR1 and then I2C_STR2.
3. Now I2C enters data transmission stage and hardware sets TBE bit because both the shift register and data register I2C_DTR are empty. Software now write the first byte data to I2C_DTR register, but the TBE is not cleared because the written byte in I2C_DTR is moved to internal shift register immediately. The I2C begins to transmit data to I2C bus as soon as shift register is not empty.
4. During the first byte's transmission, software can write the second byte to I2C_DTR, and this time TBE is cleared because neither I2C_DTR nor shift register is empty.
5. Any time TBE is set, software can write a byte to I2C_DTR as long as there are still data to be transmitted.
6. During the second last byte's transmission, software writes the last data to I2C_DTR to clear the TBE flag and doesn't care TBE anymore. So TBE will be seted after the byte's transmission and not cleared until a Stop condition.
7. I2C master doesn't acknowledge to the last byte according to the I2C protocol, so after sending the last byte, I2C slave will wait for the Stop condition on I2C bus and sets AE (acknowledge Fault) bit to notify software that transmission completes. Software clears

AE bit by writing 0 to it.

Figure 14-8 Programming model for slave transmitting



Programming model in slave receiving mode


As it shows in figure below, software should follow these steps to operate I2C block in slave mode for receiving some data from the I2C bus:

1. First of all, software should enable I2C peripheral clock as well as configure clock related registers in I2C_CTLR2 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for Start condition followed by Address on I2C bus.
2. After receiving a Start condition followed by a matched 7-bit or 10-bit address, the I2C hardware sets the ADDSEND bit in I2C status register, which should be monitored by

software either by polling or interrupt. Now software should read I2C_STR1 and then I2C_STR2 to clear ADDSEND bit. The I2C begins to receive data to I2C bus as soon as ADDSEND bit is cleared.

3. As soon as the first byte is received, RBNE is set by hardware. Software now can read the first byte from I2C_DTR and RBNE is cleared as well.
4. Any time RBNE is set, software can read a byte to I2C_DTR.
5. After last byte is received, RBNE is set. Software reads the last byte.
6. STPDET bit is set when I2C detects a Stop condition on I2C bus and software reads I2C_STR1 and then writes I2C_CTLR1 to clear the STPDET bit.

Figure 14-9 Programming model for slave receiving



Programming model in master transmitting mode


As it shows in figure below, software should follow these steps to operate I2C block in master mode for transmitting some data to the I2C bus:

1. First of all, software should enable I2C peripheral clock as well as configure clock related registers in I2C_CTLR2 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for Start condition followed

by Address on I2C bus.

2. Software set GENSTA bit requesting I2C to generate a Start condition to I2C bus.
3. After sending a Start condition, the I2C hardware sets the SBSEND bit in I2C status register and enters master mode. Now software should clear the SBSEND bit by reading I2C_STR1 and then writing a 7-bit address or header of a 10-bit address to I2C_DTR. I2C begins to send address or header to I2C bus as soon as SBSEND bit is cleared. If the address sent is a header of 10-bit address, the hardware sets ADD10SEND bit after sending header and software should clear the ADD10SEND bit by reading I2C_STR1 and writing 10-bit lower address to I2C_DTR.
4. After the 7-bit or 10-bit address is sent, the I2C hardware sets the ADDSEND bit and software should clear the ADDSEND bit by reading I2C_STR1 and then I2C_STR2.
5. Now I2C enters data transmission stage and hardware sets TBE bit because both the shift register and data register I2C_DTR are empty. Software now write the first byte data to I2C_DTR register, but the TBE is not cleared because the written byte in I2C_DTR is moved to internal shift register immediately. The I2C begins to transmit data to I2C bus as soon as shift register is not empty.
6. During the first byte's transmission, software can write the second byte to I2C_DTR, and this time TBE is cleared because neither I2C_DTR nor shift register is empty.
7. Any time TBE is set, software can write a byte to I2C_DTR as long as there are still data to be transmitted.
8. During the second last byte's transmission, software writes the last data to I2C_DTR to clear the TBE flag and doesn't care TBE anymore. So TBE will be asserted after the byte's transmission and not cleared until a Stop condition.
9. After sending the last byte, I2C master sets BTC bit because both shift register and I2C_DTR are empty. Software should program a Stop request now, and the I2C clears both TBE and BTC flags after sending a Stop condition.

Figure 14-10 Programming model for master transmitting



Programming model in master receiving mode

In master receiving mode, a master is responsible for generating NACK for the last byte reception and then sending STOP condition on I2C bus. So, special attention should be paid to ensure the correct ending of data receiving. Two solutions for master receiving is provided here for your application: Solution A and B. Solution A requires the software’s quick response to I2C events, while Solution B doesn’t.


Solution A

1. First of all, software should enable I2C peripheral clock as well as configure clock related registers in I2C_CTLR2 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for Start condition followed by Address on I2C bus.

2. Software set GENSTA bit requesting I2C to generate a Start condition to I2C bus.
3. After sending a Start condition, the I2C hardware sets the SBSEND bit in I2C status register and enters master mode. Now software should clear the SBSEND bit by reading I2C_STR1 and then writing a 7-bit address or header of a 10-bit address to I2C_DTR. I2C begins to send address or header to I2C bus as soon as SBSEND bit is cleared. If the address sent is a header of 10-bit address, the hardware sets ADD10SEND bit after sending header and software should clear the ADD10SEND bit by reading I2C_STR1 and writing 10-bit lower address to I2C_DTR.
4. After the 7-bit or 10-bit address is sent, the I2C hardware sets the ADDSEND bit and software should clear the ADDSEND bit by reading I2C_STR1 and then I2C_STR2. If the address is in 10-bit format, software should then set Start bit again to generate a Restart condition on I2C bus and SBSEND is set after the Restart is sent out. Software should clear the SBSEND bit by reading I2C_STR1 and writing header to I2C_DTR. Then the header is sent out to I2C bus, and ADDSEND is set again. Software should again clear ADDSEND by reading I2C_STR1 and then I2C_STR2.
5. As soon as the first byte is received, RBNE is set by hardware. Software now can read the first byte from I2C_DTR and RBNE is cleared as well.
6. Any time RBNE is set, software can read a byte from I2C_DTR,
7. After the second last byte is received, the software should clear ACKEN bit and set GENSTP bit. These actions should complete before the end of the last byte's receiving to ensure that NACK is sent for the last byte.
8. After last byte is received, RBNE is set. Software reads the last byte. I2C doesn't send ACK to the last byte and generate a Stop condition after the transmission of the last byte.

Above steps requires byte number $N > 1$. If $N = 1$, step 7 should be performed after Step 4 and completes before the end of the single byte's receiving.

Figure 14-11 Programming model for master receiving using Solution A



Solution B

1. First of all, software should enable I2C peripheral clock as well as configure clock related registers in I2C_CTLR2 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for Start condition followed by Address on I2C bus.
2. Software set GENSTA bit requesting I2C to generate a Start condition to I2C bus.
3. After sending a Start condition, the I2C hardware sets the SBSEND bit in I2C status register and enters master mode. Now software should clear the SBSEND bit by

reading I2C_STR1 and then writing a 7-bit address or header of a 10-bit address to I2C_DTR. I2C begins to send address or header to I2C bus as soon as SBSEND bit is cleared. If the address sent is a header of 10-bit address, the hardware sets ADD10SEND bit after sending header and software should clear the ADD10SEND bit by reading I2C_STR1 and writing 10-bit lower address to I2C_DTR.

4. After the 7-bit or 10-bit address is sent, the I2C hardware sets the ADDSEND bit and software should clear the ADDSEND bit by reading I2C_STR1 and then I2C_STR2. If the address is in 10-bit format, software should then set Start bit again to generate a Restart condition on I2C bus and SBSEND is set after the Restart is sent out. Software should clear the SBSEND bit by reading I2C_STR1 and writing header to I2C_DTR. Then the header is sent out to I2C bus, and ADDSEND is set again. Software should again clear ADDSEND by reading I2C_STR1 and then I2C_STR2.
5. As soon as the first byte is received, RBNE is set by hardware. Software now can read the first byte from I2C_DTR and RBNE is cleared as well.
6. Any time RBNE is set, software can read a byte from I2C_DTR until the master receives N-3 bytes.
7. As shown in Figure 14-12, the N-2 byte is not read out by software, so after the N-1 byte is received, both BTC and RBNE are asserted. The bus is stretched by master to prevent the reception of the last byte. Then software should clear ACKEN bit.
8. Software reads out N-2 byte, clearing BTC. After this the N-1 byte is moved from shift register to I2C_DTR and bus is released and begins to receive the last byte.
9. After last byte is received, both BTC and RBNE is set again. Software sets GENSTP bit and master sends out a Stop condition on bus.
10. Software reads the N-1 byte, clearing BTC. After this the last byte is moved from shift register to I2C_DTR.
11. Software reads the last byte, clearing RBNE.

Above steps require that byte number $N > 2$. $N=1$ or $N=2$ are similar:


N=1

In Step 4, software should reset ACK bit before clearing ADDSEND bit and set GENSTP bit after clearing ADDSEND bit. Step 5 is the last step when $N=1$.

N=2

In Step 2, software should set POAP bit before set GENSTA bit. In Step 4, software should reset ACKEN bit before clearing ADDSEND bit. In Step 5, software should wait until BTC is set and then set GENSTP bit and reads I2C_DTR twice..

Figure 14-12 Programming model for master receiving using Solution B



Programming model for DMA mode

As is shown in Programming Model, each time TBE or RBNE is asserted, software should write or read a byte, this may cause CPU's high overload. DMA can be used to process TBE

and RBNE flag: each time TBE or RBNE is asserted. DMA does a read or write operation automatically.

14.3.8. Packet error checking

There is a CRC-8 calculator in I2C block to perform Packet Error Checking for I2C data. The polynomial of the CRC is $x^8 + x^2 + x + 1$ which is compatible with the SMBus protocol. If enabled by setting PECEN bit, the PEC will calculate all the data transmitted through I2C including Address. I2C is able to send out the PEC value after the last data byte or check the received PEC value with its calculated PEC using the PECTRANS bit. In DMA mode, the I2C will send or check PEC value automatically if PECEN bit is set.

14.3.9. SMBus support

The System Management Bus (abbreviated to SMBus or SMB) is a single-ended simple two-wire bus for the purpose of lightweight communication. Most commonly it is found in computer motherboards for communication with the power source for ON/OFF instructions. It is derived from I2C for communication with low-bandwidth devices on a motherboard, especially power related chips such as a laptop's rechargeable battery subsystem (see Smart Battery Data).

SMBus protocol

Each message transaction on SMBus follows the format of one of the defined SMBus protocols. The SMBus protocols are a subset of the data transfer formats defined in the I2C specifications. I2C devices that can be accessed through one of the SMBus protocols are compatible with the SMBus specifications. I2C devices that do not adhere to these protocols cannot be accessed by standard methods as defined in the SMBus and ACPI specifications.

Address resolution protocol

The SMBus uses I2C hardware and I2C hardware addressing, but adds second-level software for building special systems. In particular its specifications include an Address Resolution Protocol that can make dynamic address allocations. Dynamic reconfiguration of the hardware and software allow bus devices to be 'hot-plugged' and used immediately, without restarting the system. The devices are recognized automatically and assigned unique addresses. This advantage results in a plug-and-play user interface. In both those protocols there is a very useful distinction made between a System Host and all the other devices in the system that can have the names and functions of masters or slaves.

Time-out feature

SMBus has a time-out feature which resets devices if a communication takes too long. This explains the minimum clock frequency of 10 kHz to prevent locking up the bus. I2C can be a 'DC' bus, meaning that a slave device stretches the master clock when performing some

routine while the master is accessing it. This will notify to the master that the slave is busy but does not want to lose the communication. The slave device will allow continuation after its task is complete. There is no limit in the I2C bus protocol as to how long this delay can be, whereas for a SMBus system, it would be limited to 35ms. SMBus protocol just assumes that if something takes too long, then it means that there is a problem on the bus and that all devices must reset in order to clear this mode. Slave devices are not then allowed to hold the clock low too long.

Packet error checking

SMBus 2.0 and 1.1 allow enabling Packet Error Checking (PEC). In that mode, a PEC (packet error code) byte is appended at the end of each transaction. The byte is calculated as CRC-8 checksum, calculated over the entire message including the address and read/write bit. The polynomial used is x^8+x^2+x+1 (the CRC-8-ATM HEC algorithm, initialized to zero).

SMBus alert

The SMBus has an extra optional shared interrupt signal called SMBALERT# which can be used by slaves to tell the host to ask its slaves about events of interest. SMBus also defines a less common "Host Notify Protocol", providing similar notifications but passing more data and building on the I2C multi-master mode.

14.3.10. Status, errors and interrupts

There are several status and error flags in I2C, and interrupt may be asserted from these flags by setting some register bits (refer to I2C register for detail).

Table 14-2 Event status flags

Event Flag Name	Description
SBSEND	Start condition sent (master)
ADDSEND	Address sent or received
ADD10SEND	Header of 10-bit address sent
STPDET	Stop condition detected
BTC	Byte transmission completes
TBE	I2C_DTR is empty when transmitting
RBNE	I2C_DTR is not empty when receiving

Table 14-3 I2C error flags

I2C Error Name	Description
BE	Bus error
LOSTARB	Arbitration lost
RXORE	Over-run or under-run when SCL stretch is disabled.
AE	No acknowledge received

I2C Error Name	Description
PECE	CRC value doesn't match
SMBTO	Bus timeout in SMBus mode
SMBALTS	SMBus Alert

14.4. I2C registers

14.4.1. I2C control register 1 (I2C_CTLR1)

Address offset: 0x00

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SRESET	Reserved.	SALT	PECTRANS	POAP	ACKEN	GENSTP	GENSTA	DISSTRC	GCEN	PECEN	ARPEN	SMBSEL	Reserved.	SMBEN	I2CEN
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	rw

Bits	Fields	Descriptions
15	SRESET	Software reset I2C, software should wait until the I2C lines are released to reset the I2C 0: I2C is not under reset 1: I2C is under reset
14	Reserved	Must keep the reset value
13	SALT	Software can set and clear this bit and hardware can clear this bit. 0: Don't issue alert through SMBA 1: Issue alert through SMBA pin
12	PECTRANS	PEC Transfer Software sets and clears this bit while hardware clears this bit when PEC is transferred or START/STOP condition detected or I2CEN=0 0: Don't transfer PEC value 1: Transfer PEC
11	POAP	Position of ACK/PEC's meaning This bit is set and cleared by software and cleared by hardware when I2CEN=0 0: ACKEN bit decides whether to send ACK or not for the current byte that is being received. PEC bit indicates that PECTRANS is in shift register. 1: ACKEN bit decides whether to send ACK or not for the next byte, PECTRANS bit indicates that the next byte to be received is PEC
10	ACKEN	Whether or not to send an ACK This bit is set and cleared by software and cleared by hardware when I2CEN=0 0: ACK will not be sent

		1: ACK will be sent
9	GENSTP	<p>Generate a STOP condition on I2C bus</p> <p>This bit is set and cleared by software and set by hardware when SMBUs timeout and cleared by hardware when STOP condition detected.</p> <p>0: STOP will not be sent</p> <p>1: STOP will be sent</p>
8	GENSTA	<p>Generate a START condition on I2C bus</p> <p>This bit is set and cleared by software and and cleared by hardware when START condition detected or I2CEN=0</p> <p>0: START will not be sent</p> <p>1: START will be sent</p>
7	DISSTRC	<p>Whether to stretch SCL low when data is not ready in slave mode.</p> <p>This bit is set and cleared by software.</p> <p>0: SCL Stretching is enabled</p> <p>1: SCL Stretching is disabled</p>
6	GCEN	<p>Whether or not to response to a General Call (0x00)</p> <p>0: Slave won't response to a General Call</p> <p>1: Slave will response to a General Call</p>
5	PECEN	<p>PEC Calculation Switch</p> <p>0: PEC Calculation off</p> <p>1: PEC Calculation on</p>
4	ARPEN	<p>ARP protocol in SMBus switch</p> <p>0: ARP is disabled</p> <p>1: ARP is enabled</p>
3	SMBSEL	<p>SMBusType Selection</p> <p>0: Device</p> <p>1: Host</p>
2	Reserved	Must keep the reset value
1	SMBEN	<p>SMBus/I2C mode switch</p> <p>0: I2C mode</p> <p>1: SMBus mode</p>
0	I2CEN	<p>I2C peripheral enable</p> <p>0: I2C is disabled</p> <p>1: I2C is enabled</p>

14.4.2. I2C control register 2 (I2C_CTLR2)

Address offset: 0x04

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		DMALST	DMAON	BIE	EE	EIE	Reserved		I2CCLK[5:0]						
		rw	rw	rw	rw	rw			rw						

Bits	Fields	Descriptions
15:13	Reserved	Must keep the reset value
12	DMALST	Flag indicating DMA last transfer 0: Next DMA EOT is not the last transfer 1: Next DMA EOT is the last transfer
11	DMAON	DMA modeswitch 0: DMA mode disabled 1: DMA mode enabled
10	BIE	Buffer interrupt enable 0: No interrupt asserted when TBE = 1 or RBNE = 1 1: Interrupt asserted when TBE = 1 or RBNE = 1 if ITEVTEN=1
9	EE	Event interrupt enable 0: Event interrupt disabled 1: Event interrupt enabled, means that interrupt will be generated when SBSSEND, ADDSEND, ADD10SEND, STPDET or BTC flag asserted or TBE=1 or RBNE=1 if BIE=1.
8	EIE	Error interrupt enable 0: Error interrupt disabled 1: Error interrupt enabled, means that interrupt will be generated when BE, LOSTARB, AE, RXORE, PECE, SMBTO or SMBALTS flag asserted.
7:6	Reserved	Must keep the reset value
5:0	I2CCLK[5:0]	I2C Peripheral clock frequency I2CCLK[5:0] should be the frequency of input APB clock in MHz which is at least 2. 0h - 1h: Not allowed 2h - 60h: 2 MHz~60MHz 61h - 63h: Not allowed due to the limitation of APB clock

14.4.3. I2C own address register 1 (I2C_AR1)

Address offset: 0x08

Reset value: 0x0000


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDFORMAT	Reserved				ADDRESS[9:8]		ADDRESS[7:1]					ADDRESS0			
rw					rw		rw					rw			

Bits	Fields	Descriptions
15	ADDFORMAT	Address mode for the I2C Slave 0: 7-bit Address 1: 10-bit Address
14:10	Reserved	Must keep the reset value
9:8	ADDRESS[9:8]	Highest two bits of a 10-bit address
7:1	ADDRESS[7:1]	7-bit address or Lowest 7 bits of a 10-bit address
0	ADDRESS0	R/W bit of an I2C address

14.4.4. I2C own address register 2 (I2C_AR2)

Address offset: 0x0C

Reset value: 0x0000




Bits	Fields	Descriptions
15:8	Reserved	Must keep the reset value
7:1	ADDRESS2[7:0]	Second I2C address for the slave in Dual-Address mode
0	DUADEN	Dual-Address Mode switch 0: Dual-Address mode disable 1: Dual-address mode is enabled

14.4.5. I2C transfer buffer register (I2C_DTR)

Address offset: 0x10

Reset value: 0x0000



Bits	Fields	Descriptions
7:0	TRB[7:0]	Transmission or reception data buffer register.

14.4.6. I2C transfer status register 1 (I2C_STR1)

Address offset: 0x14

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMBALTS	SMBTO	Reserved.	PECE	RXORE	AE	LOSTARB	BE	TBE	RBNE	Reserved.	STPDET	ADD10SEND	BTC	ADDSEND	SBSEND
rc_w0	rc_w0		rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	r	r		r	r	r	r	r

Bits	Fields	Descriptions
15	SMBALTS	<p>SMBus Alert status</p> <p>This bit is set by hardware and cleared by writing 0.</p> <p>0: SMBA pin not pulled down (device mode) or no Alert detected (host mode)</p> <p>1: SMBA pin pulled down (device mode) or Alert detected (host mode)</p>
14	SMBTO	<p>Timeout signal in SMBus mode</p> <p>This bit is set by hardware and cleared by writing 0.</p> <p>0: No timeout error</p> <p>1: Timeout event occurs (SCL is low for 25 ms)</p>
13	Reserved	Must keep the reset value
12	PECE	<p>PEC error when receiving data</p> <p>This bit is set by hardware and cleared by writing 0.</p> <p>0: Received PEC and calculated PEC match</p> <p>1: Received PEC and calculated PEC don't match, I2C will send NACK careless of ACKEN bit.</p>
11	RXORE	<p>Over-run or under-run situation occurs in slave mode, when SCL stretching is disabled. In slave receiving mode, if the last byte in I2C_DTR is not read out while the following byte is already received, over-run occurs. In slave transmitting mode, if the current byte is already sent out, while the I2C_DTR is still empty, under-run occurs.</p> <p>This bit is set by hardware and cleared by writing 0.</p> <p>0: No over-run or under-run occurs</p> <p>1: Over-run or under-run occurs</p>
10	AE	<p>Acknowledge Failure</p> <p>This bit is set by hardware and cleared by writing 0.</p> <p>0: No Acknowledge Failure</p> <p>1: Acknowledge Failure</p>
9	LOSTARB	<p>Arbitration Lost in master mode</p> <p>This bit is set by hardware and cleared by writing 0.</p> <p>0: No Arbitration Lost</p> <p>1: Arbitration Lost occurs and the I2C block changes back to slave mode.</p>
8	BE	A bus error occurs indication a unexpected Start or Stop condition on I2C bus

		<p>This bit is set by hardware and cleared by writing 0.</p> <p>0: No bus error</p> <p>1: A bus error detected</p>
7	TBE	<p>I2C_DTR is Empty during transmitting</p> <p>This bit is set by hardware after it moves a byte from I2C_DTR to shift register and cleared by writing a byte to I2C_DTR. If both the shift register and I2C_DTR are empty, writing I2C_DTR won't clear TBE (refer to Programming Model for detail).</p> <p>0:I2C_DTR is not empty</p> <p>1:I2C_DTR is empty, software can write</p>
6	RBNE	<p>TRBR is not Empty during receiving</p> <p>This bit is set by hardware after it moves a byte from shift register to I2C_DTR and cleared by reading it. If both BTC and RBNE are asserted, reading I2C_DTR won't clear RBNE because the shift register's byte is moved to I2C_DTR immediately.</p> <p>0: TRBR is empty</p> <p>1: TRBR is not empty, software can read</p>
5	Reserved	Must keep the reset value
4	STPDET	<p>Stop condition detected in slave mode</p> <p>This bit is set by hardware and cleared by reading I2C_STR1 and then writing CTLR1</p> <p>0: Stop condition not detected in slave mode</p> <p>1: Stop condition detected in slave mode</p>
3	ADD10SEND	<p>Header of 10-bit address is sent in master mode</p> <p>This bit is set by hardware and cleared by reading I2C_STR1 and writing I2C_DTR.</p> <p>0: No header of 10-bit address sent in master mode</p> <p>1: Header of 10-bit address is sent in master mode</p>
2	BTC	<p>Byte Transmission Finishes.</p> <p>If a byte is already received in shift register but I2C_DTR is still full in receiving mode or a byte is already sent out from shift register but I2C_DTR is still empty in transmitting mode, the BTC flag is asserted if SCL stretching enabled.</p> <p>This bit is set by hardware and cleared by reading I2C_STR1 and reading or writing I2C_DTR.</p> <p>0:BTC not asserted</p> <p>1: BTC asserted</p>
1	ADDSEND	<p>Address is sent in master mode or received and matches in slave mode.</p> <p>This bit is set by hardware and cleared by reading I2C_STR1 and reading SR2.</p> <p>0: No address sent or received</p> <p>1: Address sent out in master mode or a matched address is received in slave mode</p>
0	SBSEND	<p>Start condition sent out in master mode</p> <p>This bit is set by hardware and cleared by reading I2C_STR1 and writing I2C_DTR</p> <p>0: No start condition sent</p> <p>1: Start condition sent</p>

14.4.7. I2C transfer status register 2 (I2C_STR2)

Address offset: 0x18

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECV[7:0]								DUMODF	HSTSMB	DEFSMB	RXGC	Reserved.	TRS	I2CBSY	MASTER
r								r	r	r	r		r	r	r

Bits	Fields	Descriptions
15:8	ECV[7:0]	Packet Error Checking Value that calculated by hardware when PEC is enabled.
7	DUMODF	Dual Flag in slave mode indicating which address is matched in dual-address mode This bit is cleared by hardware after a Stop or a Start condition or I2CEN=0 0: OAR1 address matches 1: OAR2 address matches
6	HSTSMB	SMBus Host Header detected in slave mode This bit is cleared by hardware after a Stop or a Start condition or I2CEN=0 0: No SMBus Host Header detected 1: SMBus Host Header detected
5	DEFSMB	SMBus host header in slave mode This bit is cleared by hardware after a Stop or a Start condition or I2CEN=0. 0: SMBus Device has no default address 1: Received a default address for SMBus Device
4	RXGC	General call address (00h) received. This bit is cleared by hardware after a Stop or a Start condition or I2CEN=0. 0: No general call address (00h) received 1: General call address (00h) received
3	Reserved	Must keep the reset value
2	TRS	Whether the I2C is a transmitter or a receiver This bit is cleared by hardware after a Stop or a Start condition or I2CEN=0 or LOSTARB. 0: Receiver 1: Transmitter
1	I2CBSY	Busy flag This bit is cleared by hardware after a Stop condition 0: No I2C communication. 1: I2C communication active.
0	MASTER	A flag indicating whether I2C block is in master or slave mode. This bit is cleared by hardware after a Stop or a Start condition or I2CEN=0 or

LOSTARB.
 0: Slave mode
 1: Master mode

14.4.8. I2C clock configure register (I2C_CLKR)

Address offset: 0x1C
 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FAST	DTCY	Reserved			CLKC[11:0]										
rw	rw	rw													

Bits	Fields	Descriptions
15	FAST	I2C speed selection in master mode 0: Standard speed 1: Fast speed
14	DTCY	Duty cycle in fast mode 0: $T_{low}/T_{high} = 2$ 1: $T_{low}/T_{high} = 16/9$
13:12	Reserved	Must keep the reset value
11:0	CLKC[11:0]	I2C Clock control in master mode In standard speed mode: $T_{high} = T_{low} = CCR * T_{PCLK1}$ In fast speed mode if DTCY=0: $T_{high} = CCR * T_{PCLK1}$, $T_{low} = 2 * CCR * T_{PCLK1}$ In fast speed mode if DTCY=1: $T_{high} = 9 * CCR * T_{PCLK1}$, $T_{low} = 16 * CCR * T_{PCLK1}$

14.4.9. I2C Rise Time register (I2C_RTR)

Address offset: 0x20
 Reset value: 0x0002

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved										RISETIME[5:0]					
											rw				

Bits	Fields	Descriptions
15:6	Reserved	Must keep the reset value
5:0	RISETIME [5:0]	Maximum rise time in master mode The RISETIME value should be the maximum SCL rise time incremented by 1.

15. Serial peripheral interface / Inter-IC sound (SPI/I2S)

15.1. Introduction

The SPI/I2S module can communicate with external devices using the SPI protocol or the I2S audio protocol.

The Serial Peripheral Interface (SPI) provides an SPI protocol data transmit and receive function in both master and slave mode. The SPI Interface supports single wire configuration in both master and slave mode and quad wire configuration in master mode. In single wire configuration, the SPI interface uses 4 pins, among which are the serial data input and output lines MISO and MOSI, the clock line (SCK), and the slave select line (NSS). In quad wire configuration, SPI uses 6 pins: MOSI, MISO, IO3, IO4, SCK and NSS. One SPI device acts as a master which controls the data flow using the NSS and SCK signals to indicate the start of the data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register. Data transmission is carried in a similar way but with a reverse sequence. The configuration fault detection provides a capability for multi-master applications. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

The inter-IC sound function supports four audio standards, including I2S Phillips standard, MSB justified standard, LSB justified standard, and PCM standard. It can operate in four modes, including master transmission mode, master reception mode, slave transmission mode, and slave reception mode.

15.2. Main features

15.2.1. SPI features

- Master or slave operation
- Quad wire configuration available in master mode
- Programmable clock bit rate
- Programmable clock polarity and phase
- Separate transmit and receive buffer, 16 bits wide
- Programmable data frame size, 8 or 16 bits
- Programmable data order, transmit MSB-first or LSB-first

- Hardware CRC calculation and transmit automatic CRC error checking
- Full-duplex synchronous transfers on three lines
- Simplex synchronous transfers on two lines
- NSS work in software mode or hardware mode for both master and slave
- SPI bus busy status flag
- Transmission and reception flags with interrupt capability
- Master configuration fault, overrun and CRC error flags with interrupt capability
- Transmission and reception by DMA capability

15.2.2. I2S features

- Supported I2S standards:
 - I2S Phillips standard
 - MSB justified standard
 - LSB justified standard
 - PCM standard (both short and long frame synchronization mode)
- Supported operation modes:
 - Master transmission
 - Master reception
 - Slave transmission
 - Slave reception
- The data length can be 16 bits, 24 bits or 32 bits
- The channel length can be 16 bits or 32 bits
- 16-bit shift register for transmission and reception
- Data direction is always MSB first
- 8-bit programmable linear prescaler to reach accurate audio sample frequencies from 8 kHz to 192 kHz
- Programmable idle state clock polarity
- Master clock can be output to drive an external audio component
- Error flags including the transmission underrun error flag (TXURE) and the reception overrun error flag (RXORE)


- DMA capability for both transmission and reception

15.3. SPI function description

15.3.1. Pin configuration(Single wire, default)

- The SPI is connected to external devices through 2-4 pins in different mode:
- MISO: This pin is used to receive data in master mode (Master In) or transmit data in slave mode (Slave Out).
- MOSI: This pin is used to transmit data in master mode (Master Out) or receive data in slave mode (Slave In).
- SCK: This pin is used to output clock in master mode or receive clock in slave mode.
- NSS: In hardware mode (SWNSSEN bit is cleared), the NSS pin can be used as an input. The NSS pin should be driven high in master mode or driven low in slave mode. It was a fault if the NSS pin is driven low in master mode, CONFE bit will be set and MSTMODE will be cleared by hardware. The NSS pin is driven high in slave mode means the chip is not selected, the SPI would not work until the NSS pin is driven low. In software mode (SWNSSEN bit is set), the SWNSS bit replace the function of the NSS pin, the NSS pin can be used as a standard IO ports. In addition, the NSS pin can be used as an output in master mode when NSSDRV is set, the NSS pin will be driven low when SPI start.
- Typical interconnections between a single master and a single slave:

Figure 15-1 Single master/ single slave application



The MOSI pins are connected, the MISO pins are connected and the SCK pins are connected. Data is transferred from master to slave by MOSI line and transferred from slave

to master by MISO line. The clock is created in master and transferred to slave by SCK. In hardware mode (SWNSSEN bit is cleared), the NSS is driven high in master mode or driven low in slave mode; in software mode (SWNSSEN bit is set), the NSS pin is not used.

The master device controls the communication by the clock. When the master device transmits data to the slave device via MOSI pin, it send clock to the slave device at same time via SCK pin, the slave receive data via MOSI pin and transmits data via MISO pin according to the clock.

The NSS pin can be used in software mode or hardware mode by the SWNSSEN bit in the SPI_CTLR1 register.

- **Hardware NSS mode (SWNSSEN = 0)**
 - Depending on the NSSDRV bit in SPI_CTLR2 register, the NSS pin can be used as input or output (only in master mode).
 - NSS output enabled (SWNSSEN = 0, NSSDRV = 1)

This configuration is used only in master mode. The NSS signal is driven low when the master starts the communication (start transmits clock) and is kept low until the SPI is disabled.
 - NSS output disabled (SWNSSEN = 0, NSSDRV = 0)

The NSS pin is used as input. In master mode, the NSS pin should be driven high. In slave mode, the NSS pin acts as a chip select, the slave is selected when NSS is low and deselected when NSS high.
- **Software NSS mode (SWNSSEN = 1)**
 - The SWNSS bit in SPI_CTLR1 replace the function of the NSS pin, in master mode, the SWNSS bit should be set. In slave mode, the slave is selected when SWNSS is cleared and deselected when SWNSS is set. The NSS pin is not used in SPI communication.


Clock phase and clock polarity

Using the SCKPL and SCKPH bits in SPI_CTLR1 register, four types of the timing relationship can be configured. The SCKPL bit controls the steady state value of the clock. If the SCKPL is cleared, the SCK pin is low when idle. If the SCKPL is set, the SCK pin is high when idle.

The SCKPH determines the timing of capturing the data. If the SCKPH is cleared, capturing the first data at the first edge on the SCK pin. If the SCKPH is set, capturing the first data at the second edge on the SCK pin.

The following figure shows an SPI transfer with the four types of timing relationship:

Figure 15-2 SPI data clock timing diagram



Data frame format

Data can be shifted out either MSB-first or LSB-first depending on the value of the LF bit in the SPI_CTLR1 Register.


Depending on the LF bit in SPI_CTLR1 register, the MSB (LF=0) or the LSB (LF=1) will be send out at first. And the data is 8 bit or 16 bit depending on the FF16 bit in the SPI_CTLR1 register.

15.3.2. Pin configuration (Quad wire)

- SPI is in single wire configuration by default and enters into quad wire mode after QMOD bit in SPI_QWCR register is set.
- The SPI is connected to external devices through 6 pins in quad wire configuration:
- MOSI: This pin is used to transmit data in quad write mode and receive data in quad read mode.

- MISO: This pin is used to transmit data in quad write mode and receive data in quad read mode.
- IO3: This pin is used to transmit data in quad write mode and receive data in quad read mode.
- IO4: This pin is used to transmit data in quad write mode and receive data in quad read mode.
- SCK: The configuration and behavior of SCK pin is the same as single wire mode except that there are only 2 clock cycles per data frame in quad wire configuration.
- Data frame format: The frame length is fixed to 8 bit in quad wire mode, as shown below.

Figure 15-3 SPI data clock timing in quad wire mode(SCKPL=1,SCKPH=0)



15.3.3. SPI slave mode

In slave mode, the serial clock is received from master device, the PSC[2:0] bits in the SPI_CTLR1 register are useless. The communication is control by the master device and the slave should be enabled before the master send the clock.

SPI slave mode configuration steps:

1. Program data format (FF16 bit in the SPI_CTLR1 register).
2. Program the timing relationships (SCKPL and SCKPH bits in the SPI_CTLR1 register). They must be configured in the same way as the master device.
3. Program the frame format (LF bit in the SPI_CTLR1 register), it must be same as the master device.
4. Program the NSS mode (SWNSSEN bit in the SPI_CTLR1 register). In hardware mode (SWNSSEN=0), the NSS pin must be connected to a low level signal during transmit sequence. In software mode (SWNSSEN=1), the SWNSS bit in the SPI_CTLR1 register must be cleared during transmit sequence.

Set the slave mode (Clear the MSTMODE bit). Enable the SPI (set the SPIEN bit).

Transmit sequence

The slave transmit begins when the slave receives the clock via the SCK pin, the LSB or MSB transmit on its MOSI pin, the other bits are loaded from transmit buffer to shift-register. The TBE bit is set and the software writes the second data to the transmit buffer if it is necessary. The hardware transmits the bits in the shift-register according the clock received.

Receive sequence

After the last sampling clock edge, data transfer is complete, the data in shift register is copied to receive buffer and the RBNE bit in SPI_STR register is set. Reading SPI_DTR returns the data in receive buffer and the RBNE bit is cleared by reading the SPI_DTR register.

15.3.4. SPI master mode

In the master configuration, the serial clock is generated on the SCK pin.

In master mode, the serial clock is generated by the PCLK (PCLK2 for SPI1 or PCLK1 for SPI2), the PSC[2:0] is the baud rate.

SPI master mode configuration steps:

1. Program the PSC[2:0] bits to define the baud rate.
2. Program data format (FF16 bit in the SPI_CTLR1 register).
3. Program the timing relationships (SCKPL and SCKPH bits in the SPI_CTLR1 register). They must be configured in the same way as the slave device.
4. Program the frame format (LF bit in the SPI_CTLR1 register), it must be same as the slave device.
5. Program the NSS mode (SWNSSEN bit in the SPI_CTLR1 register). If the NSS pin is used as input, in hardware mode (SWNSSEN=0), the NSS pin must be connected to a high level signal. In software mode (SWNSSEN=1), the SWNSS bit in the SPI_CTLR1 register must be set. If the NSS pin is used as input, the NSSDRV bit should be set, and the NSS pin will be driven low when the transfer begins.

Set the master mode (Set the MSTMODE bit). Enable the SPI (set the SPIEN bit).

Transmit sequence

The master transmit begins when a data is written in the transmit buffer, the LSB or MSB transmit on its MOSI pin, the other bits are loaded from transmit buffer to shift-register. The TBE bit is set after the data is loaded from transmit buffer to shift-register. A continuous data can be transmitted if the data is put in the transmit buffer. Write DTR register when the TBE bit is set.

Receive sequence

After the last sampling clock edge, data transfer is complete, the data in shift register is copied to receive buffer and the RBNE bit in SPI_STR register is set. Reading SPI_DTR returns the data in receive buffer and the RBNE bit is cleared by reading the SPI_DTR register.

15.3.5. SPI quad wire operation in master mode

The SPI quad wire mode is designed to control quad SPI flash, including but not limited to GD25QXX serials flash chip.

In order to enter quad wire mode, the software should first verify that the TBE bit is set and TRANS bit is cleared, and then set QMOD bit in SPI_QWCR register. In quad wire mode, BDM, BDOE, CRCEN, CRCNT, FF16, RO and LF in SPI_CTLR1 register should be kept cleared and MSTMODE should be set to ensure that SPI is in master mode. SPIEN, PSC, SCKPL and SCKPH should be configured as desired.

There are 2 operation modes in quad wire configuration: quad write and quad read, decided by QRD bit in SPI_QWCR register.

Quad write operation

SPI works in quad write mode when QMOD is set and QRD is cleared in SPI_QWCR register. In this mode, MOSI, MISO, IO3 and IO4 are all used as output pins. SPI begins to generate clock on SCK line and transmit data on MOSI, MISO, IO3 and IO4 as soon as TBE is cleared (DTR not empty) and SPIEN is set. Once SPI starts transmission, it always checks SPIEN and TBE status at the end of a frame and stops when condition not met.

Quad read operation

SPI works in quad read mode when QMOD and QRD both set in SPI_QWCR register. In this mode, MOSI, MISO, IO3 and IO4 are all used as input pins. SPI begins to generate clock on SCK line as soon as TBE is cleared (DTR not empty) and SPIEN is set. Once SPI starts transmission, it always checks SPIEN and TBE status at the end of a frame and stops when condition not met. So, software should always write dummy data into DTR to make SPI generate SCK and receive data.

Leaves quad wire mode or disable SPI

Before leaves quad wire mode or disables SPI, software should first check that TBE bit is set and TRANS bit is cleared, then clear the QMOD bit in SPI_QWCR register or SPIEN bit in SPI_CTLR1 register.

15.3.6. SPI simplex communication

The SPI is able to work in simplex mode in 2 configurations.

1. Set the BDM bit in the SPI_CTLR1 register. The clock is transmitted from the SCK pin of master to the SCK pin of slave. The data is transmitted between the MOSI pin of the master and the MISO pin of the slave. The transfer direction is defined by the BDOE bit in the SPI_CTLR1 register, the BDOE bit in master and slave must be different. If the BDOE is set in master and cleared in slave, the data is transmitted from master to slave, If the BDOE is cleared in master and set in slave, the data is transmitted from slave to master.
2. BDM is cleared; the RO bit in master and in slave should be different in simplex communication. If the RO bit is cleared in master and set in slave, the data is transmitted from master to slave, the MOSI pin of master output the data and the MOSI pin of slave receive the data, the MISO pins are not used. If the RO bit is set in master and cleared in slave, the data is transmitted from slave to master, the MISO pin of slave output the data and the MISO pin of master receive the data, the MOSI pins are not used. Anyway the clock is generated in master and transmitted to slave by SCK pins.

In simplex communication, if the master is configured in receive only mode and the slave is configured in transmit only mode, the master starts receiving data immediately when the SPI is enable. The slave should get ready before the master enables the SPI, and writing data in transmit buffer in a limited time. The master should disable the SPI (clear the SPIEN bit) after the last second data is received; the last data is being transmitted at that time, and the SPI will be disabled by hardware after the last data received.

15.3.7. Data Rx and Tx procedures

There is two buffers for each SPI model, transmit buffer and receive buffer, a write access to the SPI_DTR stores the data into the transmit buffer and a read access to the SPI_DTR return the data in the receive buffer.

When the previous data is transmitted over, the data in the transmit buffer is copied to the shift register, and the TBE bit is set by hardware, then the software can write the next data to the transmit buffer by writing it to the SPI_DTR register if it is necessary, an interrupt is generated when the TBE is set if the TBEIE bit in the SPI_CTLR2 register is set. Writing the SPI_DTR register can clear the TBE bit. Writing the SPI_DTR register when the TBE bit is cleared will cover the data stored in the transmit buffer.

When the last bit of one data is captured on the sampling clock edge, the data received and stored in shift register, then the hardware copy the data in shift register to the receive buffer and set the RBNE bit. It's ready to be read by software. An interrupt is generated when the RBNE is set if the RBNEIE bit in the SPI_CTLR2 register is set. Reading the SPI_DTR register can clear the RBNE bit. If one data is received when the RBNE is set (the last data

have not be read), the RXORE bit is set to indicate that was fault.

15.3.8. CRC calculation

CRC calculation increase communication reliability. Two CRC calculators are implemented for transmitted data and received data. The calculators calculate the CRC value serially on each bit. The polynomial used in calculation is programmable and stored in SPI_CPR register.

CRC calculation is enabled by setting the CRCEN bit in the SPI_CTLR1 register. In full duplex or transmitter only mode, the software should set the CRCNT bit immediately after the last data is written to the SPI_DTR, last the SPI_TCR will be transmitted after the last data. If the data is transmitted by DMA, the SPI_TCR is transmitted by hardware and the CRCNT is not used. When the SPI_TCR is being transmitted, the data received is considered to be the CRC value of the received data, the calculator is switched off and the data is compared with the SPI_RCR, the CRCE is set if they are different.

In received only mode, the software should write the CRCNT bit after the second last data has been received (The last data is being received at that time), The CRC value of the received data is received after the last data and is compared with the SPI_RCR, the CRCE is set if they are different.

The CRC value is transmitted only when the transmit buffer is empty. During CRC transmission, the CRC calculator is switched off.

SPI communication using the CRC:

1. Program the SCKPL, SCKPH, LF, PSC, SWNSSEN, SWNSS and MSTMODE values.
2. Program the polynomial in the SPI_CPR register.
3. Enable the CRC calculation by setting the CRCEN bit in the SPI_CTLR1 register.
4. Enable the SPI by setting the SPIEN bit in the SPI_CTLR1 register.
5. Start the communication.
6. In full duplex or transmitter-only mode, set the CRCNT bit immediately after the last data is written to the SPI_DTR. In receiver only mode, set the bit CRCNT after the reception of the second to last data. CRC calculation is switched off during the CRC transfer.
7. The SPI transfer the CRC value after the last data. The received CRC value is compared with the SPI_RCR, the CRCE is set if they are different.

If the CRCEN is set in slave mode, CRC calculator is still work even if the NSS pin is pulled high. The CRC value should be cleared on both master and slave sides in order to resynchronize the master and slave for their respective CRC calculation. The CRC value (SPI_RCR and SPI_TCR) is cleared when the SPIEN bit or the CRCEN is cleared.

15.3.9. Status flags and error flags

Status flags

- **Transmit buffer empty flag (TBE)**
This bit is set when the transmit buffer is empty, the software can write the next data to the transmit buffer by writing it to the SPI_DTR register. If the TBEIE bit is set, an interrupt is generated when TBE is set. The TBE bit is cleared by writing it to the SPI_DTR register.
- **Receive buffer not empty flag (RBNE)**
This bit is set when receive buffer is not empty, one data is received and stored in the receive buffer, and software can read the data by reading the SPI_DTR register. If the RBNEIE bit is set, an interrupt is generated when RBNE is set. The RBNE bit is cleared by reading the SPI_DTR register.
- **SPI Transmitting On-Going flag (TRANS)**
This TRANS flag is set and cleared by hardware. It indicates the state of the communication layer of the SPI. The TRANS flag is useful to detect the end of a transfer if the software wants to disable the SPI. This avoids corrupting the last transfer. For this, the procedure described below must be strictly respected.

The TRANS bit is set when a transfer starts, except in bidirectional receive only mode of master device (MSTMODE=1 and BDM=1 and BDOE=0). It is cleared when the SPI is disabled or a configuration fault occurs (CONFE=1). When communication is not continuous, the TRANS flag is low between each communication. When communication is continuous, the TRANS flag is low between each communication in slave mode and kept high during all the transfers in master mode.

Error flags

Configuration Fault Error (CONFE)

In NSS hardware mode and the NSSDRV is not enable, the CONFE is set when the NSS pin is pulled low. In NSS software mode, the CONFE is set when the SWNSS bit is low. When the CONFE is set, an interrupt is generated if the ERRIE bit is set; the SPIEN bit and the MSTMODE bit are cleared by hardware, the SPI is disabled and the device is forced into slave mode.

The CONFE bit is cleared by the following software sequence:

1. Read from or write to the SPI_STR register.
2. Write to the SPI_CTLR1 register.

The SPIEN and MSTMODE bits are write protection until the CONFE is cleared. The CONFE bit of the slave cannot be set. In a multi-master configuration, the device can be in slave mode with CONFE bit set, which means there might have been a multi-master conflict for

system control.

Rx Overrun Error (RXORE)

The RXORE bit is set if a data is received when the RBNE is set. That means, the last data has not be read out and the new data is received. The receive buffer contents will be cover with the newly received data, and the last data is lost. An interrupt is generated when the RXORE bit is set if the ERRIE bit is set.

The RXORE bit is cleared by the following software sequence: a read access to SPI_DTR register, then a read access to SPI_STR register.

CRC error (CRCE)

When the CRCEN bit is set, the CRC calculation result of the received data in the SPI_RCR register is compared with the received CRC value after the last data, the CRCE is set when they are different. Clear the CRCE bit by writing 0 to this bit, write 1 to this bit has no effect.

15.3.10. Disabling the SPI

When a transfer is finished, the software stop the SPI by clearing the SPIEN bit. In some configurations, the last transfer is ongoing after the SPIEN is cleared. To avoid corrupting the last transfer, follow the steps below:

Full-duplex mode

1. Wait until RBNE=1 to receive the last data
2. Wait until TBE=1
3. Wait until TRANS=0
4. Disable the SPI (SPIEN=0), enter the Halt mode or disable the peripheral clock

Transmit-only mode

1. The last data is written into the SPI_DTR register
2. Wait until TBE=1
3. Wait until TRANS=0
4. Disable the SPI (SPIEN=0), enter the Halt mode or disable the peripheral clock

Receive-only mode of master

1. Wait for the second last RBNE=1
2. Wait for one SPI clock cycle (using a software loop) before disabling the SPI (SPIEN=0)
3. Wait for the last RBNE=1 before entering the Halt mode or disabling the peripheral clock

Receive-only mode of slave

1. The SPI can be disabled (write SPIEN=0) at any time, the SPI is effectively disabled after the current transfer complete
2. Wait until TRANS = 0 then entering the Halt mode or disabling the peripheral clock.

15.3.11. DMA requests

Using DMA to transmit or receive data will let the SPI operate at its maximum speed. Read and Write SPI_DTR is fast enough and it's no interstice between data that will be transmitted.

A DMA access is enabled if the DMATE bit or the DMARE bit in the SPI_CTLR2 register is set. When the TBE is set, a DMA request is issued in transmit channel of DMA, the TBE bit is cleared after the DMA writes a data to SPI_DTR register. When the RBNE is set, a DMA request is issued in receive channel of DMA, the RBNE bit is cleared after the DMA reads a data from SPI_DTR register.

When the SPI is used only to transmit data, it is possible to enable only the SPI Tx DMA channel. In this case, the RXORE flag is set because the data received are not read.

When the SPI is used only to receive data, it is possible to enable only the SPI Rx DMA channel.

In transmission mode, when the DMA has written all the data to be transmitted (flag TCIF is set in the DMA_IFR register), the TRANS flag can be monitored to ensure that the SPI communication is complete. This is required to avoid corrupting the last transmission before disabling the SPI or entering the Deep-sleep mode. The software must first wait until TBE=1 and then until TRANS=0.

Figure 15-4 Transmission using DMA





Figure 15-5 Reception using DMA



If the CRCEN bit is set when using DMA in SPI communication, the CRC value transmitted and received after the last data are automatic. The CRCNT is no useful. The CRC value in receive buffer should be read to clear the RBNE bit.

15.3.12. SPI interrupts

Table 15-1 SPI interrupt requests


Interrupt event	Event flag	Enable Control bit
Transmit buffer empty	TBE	TBEIE
Receive buffer not empty	RBNE	RBNEIE
Configuration Fault Error	CONF	ERRIE
Rx Overrun Error	RXORE	
CRC error	CRCE	

15.4. I2S function description

15.4.1. General description

The block diagram of I2S is shown in the following figure.

Figure 15-6 I2S block diagram



The I2S shares the same pins, flags, interrupts, data buffers, and shift register with SPI. When the I2SSEL bit in the SPI_I2SCTLR register is set, the resources are occupied by I2S. Or, they are used by SPI.

There are four pins on the I2S interface, including I2S_CK, I2S_WS, I2S_SD, and I2S_MCK. I2S_CK is the serial clock signal, which shares the same pin with SPI_SCK. I2S_WS is the data control signal, which shares the same pin with SPI_NSS. I2S_SD is the serial data signal, which shares the same pin with SPI_MOSI. I2S_MCK is the master clock signal, which shares the same pin with SPI_MISO. I2S_MCK is an optional signal for I2S interface. It produces a frequency rate equal to $256 \times F_s$, where F_s is the audio sampling frequency.

There are five sub modules to support I2S function, including control registers, clock generator, master control logic, slave control logic and shift register. All the user configuration registers are implemented in the control registers module, including the TX buffer and RX buffer. The clock generator is used to produce I2S communication clock in master mode. The master control logic is implemented to generate the I2S_WS signal and control the communication in master mode. The slave control logic is implemented to control the communication in slave mode according to the received I2SCK and I2S_WS. The shift register handles the serial data transmission and reception on I2S_SD.

15.4.2. Supported audio standards

The I2S audio standard is selected by the I2SSTD bits in the SPI_I2SCTLR register. Four audio standards are supported, including I2S Phillips standard, MSB justified standard, LSB justified standard, and PCM standard. All standards except PCM handle audio data time-multiplexed on two channels (the left channel and the right channel). For these standards, the I2S_WS signal indicates the channel side. For PCM standard, the I2S_WS signal indicates frame synchronization information.

The data length and the channel length are configured by the DTLEN bits and CHLEN bit in the SPI_I2SCTLR register. Since the channel length must be greater than or equal to the data length, four packet types are available. They are 16-bit data packed in 16-bit frame, 16-bit data packed in 32-bit frame, 24-bit data packed in 32-bit frame, and 32-bit data packed in 32-bit frame. The data buffer for transmission and reception is 16-bit wide. In the case that the data length is 24 bits or 32 bits, two write or read operations to or from the SPI_DTR register are needed to complete a frame. In the case that the data length is 16 bits, only one write or read operation to or from the SPI_DTR register is needed to complete a frame. When using 16-bit data packed in 32-bit frame, 16-bit 0 is inserted by hardware automatically to extend the data to 32-bit format.

For all standards and packet types, the most significant bit is always sent first. For all standards based on two channels time-multiplexed, the channel left is always sent first followed by the channel right.

I2S Phillips standard

For I2S Phillips standard, I2S_WS and I2S_SD are updated on the falling edge of I2S_CK. The timing diagrams for each configuration are shown below.

Figure 15-7 I2S Phillips standard timing diagram (DTLEN=00, CHLEN=0, CKPL=0)





Figure 15-8 I2S Phillips standard timing diagram (DTLEN=00, CHLEN=0, CKPL=1)



When the packet type is 16-bit data packed in 16-bit frame, only one write or read operation to or from the SPI_DTR register is needed to complete a frame.

Figure 15-9 I2S Phillips standard timing diagram (DTLEN=10, CHLEN=1, CKPL=0)





Figure 15-10 I2S Phillips standard timing diagram (DTLEN=10, CHLEN=1, CKPL=1)



When the packet type is 32-bit data packed in 32-bit frame, two write or read operations to or from the SPI_DTR register are needed to complete a frame. In transmission mode, if 0x8899AABB is going to be sent, the first data written to the SPI_DTR register should be 0x8899, and the second one should be 0xAABB. In reception mode, if 0x8899AABB is received, the first data read from the SPI_DTR register should be 0x8899, and the second one should be 0xAABB.

Figure 15-11 I2S Phillips standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)





Figure 15-12 I2S Phillips standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)



When the packet type is 24-bit data packed in 32-bit frame, two write or read operations to or from the SPI_DTR register are needed to complete a frame. In transmission mode, if 0x8899AA is going to be sent, the first data written to the SPI_DTR register should be 0x8899, and the second one should be 0xAAXX (the 8 LSB could be any value, but forced to 0x00 instead by hardware). In reception mode, if 0x8899AA is received, the first data read from the SPI_DTR register should be 0x8899, and the second one should be 0xAA00.

Figure 15-13 I2S Phillips standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)





Figure 15-14 I2S Phillips standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



When the packet type is 16-bit data packed in 32-bit frame, only one write or read operation to or from the SPI_DTR register is needed to complete a frame. The 16 remaining bits are forced by hardware to 0x0000 to extend the data to 32-bit format.

MSB justified standard

For MSB justified standard, I2S_WS and I2S_SD are updated on the falling edge of I2S_CK.

The SPI_DTR register is handled in the exactly same way as that for I2S Phillips standard. The timing diagrams for each configuration are shown below.

Figure 15-15 MSB justified standard timing diagram (DTLEN=00, CHLEN=0, CKPL=0)




Figure 15-16 MSB justified standard timing diagram (DTLEN=00, CHLEN=0, CKPL=1)




Figure 15-17 MSB justified standard timing diagram (DTLEN=10, CHLEN=1, CKPL=0)




Figure 15-18 MSB justified standard timing diagram (DTLEN=10, CHLEN=1, CKPL=1)




Figure 15-19 MSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)



Figure 15-20 MSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)




Figure 15-21 MSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)





Figure 15-22 MSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



LSB justified standard

For LSB justified standard, I2S_WS and I2S_SD are updated on the falling edge of I2S_CK. In the case that the channel length is equal to the data length, LSB justified standard and MSB justified standard are exactly the same. In the case that the channel length is greater than the data length, the valid data is aligned to LSB for LSB justified standard while the valid data is aligned to MSB for MSB justified standard. The timing diagrams for the cases that the channel length is greater than the data length are shown below.

Figure 15-23 LSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)





Figure 15-24 LSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)



When the packet type is 24-bit data packed in 32-bit frame, two write or read operations to or from the SPI_DTR register are needed to complete a frame. In transmission mode, if 0x8899AA is going to be sent, the first data written to the SPI_DTR register should be 0xXX88 (the 8 MSB could be any value, but forced to 0x00 instead by hardware), and the second one should be 0x99AA. In reception mode, if 0x8899AA is received, the first data read from the SPI_DTR register should be 0x0088, and the second one should be 0x99AA.

Figure 15-25 LSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)





Figure 15-26 LSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



When the packet type is 16-bit data packed in 32-bit frame, only one write or read operation to or from the SPI_DTR register is needed to complete a frame. The 16 remaining bits are forced by hardware to 0x0000 to extend the data to 32-bit format.

PCM standard

For PCM standard, I2S_WS and I2S_SD are updated on the rising edge of I2S_CK, and the I2S_WS signal indicates frame synchronization information. Both the short frame synchronization mode and the long frame synchronization mode are available and configurable using the PCMSM bit in the SPI_I2SCTLR register. The SPI_DTR register is handled in the exactly same way as that for I2S Phillips standard. The timing diagrams for each configuration of the short frame synchronization mode are shown below.

Figure 15-27 PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=0)




Figure 15-28 PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=1)




Figure 15-29 PCM standard short frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=0)




Figure 15-30 PCM standard short frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=1)




Figure 15-31 PCM standard short frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=0)




Figure 15-32 PCM standard short frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=1)




Figure 15-33 PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=0)





Figure 15-34 PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



The timing diagrams for each configuration of the long frame synchronization mode are shown below.

Figure 15-35 PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=0)




Figure 15-36 PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=1)




Figure 15-37 PCM standard long frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=0)




Figure 15-38 PCM standard long frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=1)




Figure 15-39 PCM standard long frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=0)




Figure 15-40 PCM standard long frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=1)




Figure 15-41 PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=0)






Figure 15-42 PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



15.4.3. Clock generator

Figure 15-43 Block diagram of I2S clock generator



The block diagram of I2S clock generator is shown above. The I2S interface clocks are configured by the DIV bits, the OF bit, the MCKOE bit in the SPI_I2SCKP register and the CHLEN bit in the SPI_I2SCTLR register. The I2SCLK source can be either SYSCLK or the PLL3 clock(CK_PLL3*2) in order to achieve the maximum accuracy. The I2S bitrate can be calculated by the formulas shown in the following table.

Table 15-2 I2S bitrate calculation formulas

MCKOE	CHLEN	Formula
0	0	$I2SCLK / (DIV * 2 + OF)$
0	1	$I2SCLK / (DIV * 2 + OF)$
1	0	$I2SCLK / (8 * (DIV * 2 + OF))$
1	1	$I2SCLK / (4 * (DIV * 2 + OF))$

The relationship between audio sampling frequency (Fs) and I2S bitrate is defined by the following formula.

$$Fs = I2S \text{ bitrate} / (\text{number of bits per channel} * \text{number of channels})$$

So, in order to get the desired audio sampling frequency, the clock generator needs to be configured according to the formulas listed in the following table.

Table 15-3 Audio sampling frequency calculation formulas

MCKOE	CHLEN	Formula
-------	-------	---------

0	0	$I2SCLK / (32 * (DIV * 2 + OF))$
0	1	$I2SCLK / (64 * (DIV * 2 + OF))$
1	0	$I2SCLK / (256 * (DIV * 2 + OF))$
1	1	$I2SCLK / (256 * (DIV * 2 + OF))$

The following three tables are provide the configuration and precision of audio sampling frequencies under different clock configuration.

Table 15-4 Audio sampling frequency configuration and precision using SYSCLK

Target Fs(Hz)	SYSCLK (MHz)	MCK OE	CHLEN = 0				CHLEN = 1			
			DIV	OF	Real Fs(Hz)	Error	DIV	OF	Real Fs(Hz)	Error
96000	120	No	19	1	96153.85	0.16%	10	0	93750	-2.34%
96000	120	Yes	2	1	93750	-2.34%	2	1	93750	-2.34%
96000	108	No	17	1	96428.57	0.45%	9	0	93750	-2.34%
96000	108	Yes	2	0	105468.8	9.86%	2	0	105468.8	9.86%
48000	120	No	39	0	48076.92	0.16%	19	1	48076.92	0.16%
48000	120	Yes	5	0	46875	-2.34%	5	0	46875	-2.34%
48000	108	No	35	0	48214.29	0.45%	17	1	48214.29	0.45%
48000	108	Yes	4	1	46875	-2.34%	4	1	46875	-2.34%
44100	120	No	42	1	44117.65	0.04%	21	1	43604.65	-1.12%
44100	120	Yes	5	1	42613.64	-3.37%	5	1	42613.64	-3.37%
44100	108	No	38	1	43831.17	-0.61%	19	0	44407.89	0.70%
44100	108	Yes	5	0	42187.5	-4.34%	5	0	42187.5	-4.34%
32000	120	No	58	1	32051.28	0.16%	29	1	31779.66	-0.69%
32000	120	Yes	7	1	31250	-2.34%	7	1	31250	-2.34%
32000	108	No	52	1	32142.86	0.45%	26	1	31839.62	-0.50%
32000	108	Yes	6	1	32451.92	1.41%	6	1	32451.92	1.41%
22050	120	No	85	0	22058.82	0.04%	42	1	22058.82	0.04%
22050	120	Yes	10	1	22321.43	1.23%	10	1	22321.43	1.23%
22050	108	No	76	1	22058.82	0.04%	38	1	21915.58	-0.61%
22050	108	Yes	9	1	22203.95	0.70%	9	1	22203.95	0.70%
16000	120	No	117	0	16025.64	0.16%	58	1	16025.64	0.16%
16000	120	Yes	14	1	16163.79	1.02%	14	1	16163.79	1.02%
16000	108	No	105	1	15995.26	-0.03%	52	1	16071.43	0.45%
16000	108	Yes	13	0	16225.96	1.41%	13	0	16225.96	1.41%
11025	120	No	170	0	11029.41	0.04%	85	0	11029.41	0.04%
11025	120	Yes	21	1	10901.16	-1.12%	21	1	10901.16	-1.12%
11025	108	No	153	0	11029.41	0.04%	76	1	11029.41	0.04%
11025	108	Yes	19	0	11101.97	0.70%	19	0	11101.97	0.70%
8000	120	No	234	1	7995.736	-0.05%	117	0	8012.821	0.16%
8000	120	Yes	29	1	7944.915	-0.69%	29	1	7944.915	-0.69%
8000	108	No	211	0	7997.63	-0.03%	105	1	7997.63	-0.03%

Target Fs(Hz)	SYSCLK (MHz)	MCK OE	CHLEN = 0				CHLEN = 1			
			DIV	OF	Real Fs(Hz)	Error	DIV	OF	Real Fs(Hz)	Error
8000	108	Yes	26	1	7959.906	-0.50%	26	1	7959.906	-0.50%

Table 15-5 Audio sampling frequency configuration and precision using 25MHz and PLL3

Target Fs(Hz)	MCK OE	CHLEN = 0						CHLEN = 1					
		PRE DV2	PLL3 MF	DIV	OF	Real Fs(Hz)	Error	PRE DV2	PLL3 MF	DIV	OF	Real Fs(Hz)	Error
96000	No	6	14	19	0	95942.98	0.0594%	6	14	9	1	95942.98	0.0594%
96000	Yes	4	8	2	0	97656.25	1.7253%	4	8	2	0	97656.25	1.7253%
48000	No	7	20	46	1	48003.07	0.0064%	12	14	9	1	47971.49	0.0594%
48000	Yes	13	16	2	1	48076.92	0.1603%	13	16	2	1	48076.92	0.1603%
44100	No	8	14	25	1	44102.82	0.0064%	8	14	13	0	44102.82	0.0064%
44100	Yes	5	9	4	0	43945.31	0.3508%	5	9	4	0	43945.31	0.3508%
32000	No	11	16	35	1	32010.24	0.0320%	4	10	30	1	32018.44	0.0576%
32000	Yes	5	9	5	1	31960.23	0.1243%	5	9	5	1	31960.23	0.1243%
22050	No	8	14	35	1	22051.41	0.0064%	8	14	30	1	22051.41	0.0064%
22050	Yes	5	13	11	1	22078.8	0.1306%	5	13	11	1	22078.8	0.1306%
16000	No	7	20	139	1	16001.02	0.0064%	11	16	35	1	16005.12	0.0320%
16000	Yes	9	14	9	1	15990.5	0.0594%	9	14	9	1	15990.5	0.0594%
11025	No	8	14	124	0	11025.71	0.0064%	8	14	62	0	11025.71	0.0064%
11025	Yes	8	14	15	1	11025.71	0.0064%	8	14	15	1	11025.71	0.0064%
8000	No	9	20	217	0	8000.512	0.0064%	9	20	108	1	8000.512	0.0064%
8000	Yes	4	10	30	1	8004.611	0.0576%	4	10	30	1	8004.611	0.0576%

Table 15-6 Audio sampling frequency configuration and precision using 14.7456MHz and PLL3

Target Fs(Hz)	MCK OE	CHLEN = 0						CHLEN = 1					
		PRE DV2	PLL3 MF	DIV	OF	Real Fs(Hz)	Error	PRE DV2	PLL3 MF	DIV	OF	Real Fs(Hz)	Error
96000	No	3	10	16	0	96000	0.0000%	3	10	8	0	96000	0.0000%
96000	Yes	3	10	2	0	96000	0.0000%	3	10	2	0	96000	0.0000%
48000	No	3	10	32	0	48000	0.0000%	3	10	16	0	48000	0.0000%
48000	Yes	3	10	4	0	48000	0.0000%	3	10	4	0	48000	0.0000%
44100	No	4	9	23	1	44119.15	0.0434%	4	13	17	0	44047.06	0.1200%
44100	Yes	4	20	6	1	44307.69	0.4710%	4	20	6	1	44307.69	0.4710%
32000	No	3	10	48	0	32000	0.0000%	3	10	24	0	32000	0.0000%
32000	Yes	3	10	6	0	32000	0.0000%	3	10	6	0	32000	0.0000%
22050	No	4	20	104	1	22047.85	0.0098%	4	9	32	1	22059.57	0.0434%
22050	Yes	4	13	8	1	22023.53	0.1200%	4	13	8	1	22023.53	0.1200%

Target Fs(Hz)	MCK OE	CHLEN = 0						CHLEN = 1					
		PRE DV2	PLL3 MF	DIV	OF	Real Fs(Hz)	Error	PRE DV2	PLL3 MF	DIV	OF	Real Fs(Hz)	Error
16000	No	3	10	96	0	16000	0.0000%	3	10	48	0	16000	0.0000%
16000	Yes	3	10	12	0	16000	0.0000%	3	10	12	0	16000	0.0000%
11025	No	4	20	209	1	11023.92	0.0098%	4	20	104	1	11023.92	0.0098%
11025	Yes	4	13	17	0	11011.76	0.1200%	4	13	17	0	11011.76	0.1200%
8000	No	3	10	192	0	8000	0.0000%	3	10	96	0	8000	0.0000%
8000	Yes	3	10	24	0	8000	0.0000%	3	10	24	0	8000	0.0000%

15.4.4. Operation

Operation modes

The operation mode is selected by the I2SOM bits in the SPI_I2SCTLR register. There are four available operation modes, including master transmission mode, master reception mode, slave transmission mode, and slave reception mode. The direction of I2S interface signals for each operation mode is shown in the following table.

Table 15-7 Direction of I2S interface signals for each operation mode

Operation mode	I2S_MCK	I2S_CK	I2S_WS	I2S_SD
Master transmission	output or NU ⁽¹⁾	output	output	output
Master reception	output or NU ⁽¹⁾	output	output	input
Slave transmission	input or NU ⁽¹⁾	input	input	output
Slave reception	input or NU ⁽¹⁾	input	input	input

1. NU means the pin is not used by I2S and can be used by other functions.

Status flags and interrupts

There are six status flags implemented in the SPI_STR register, including TBE, RBNE, TRANS, I2SCH, TXURE, and RXORE. The user can use them to fully monitor the state of the I2S bus.

- Transmit buffer empty flag (TBE)
This bit is set when the transmit buffer is empty. An interrupt may be generated if the TBEIE bit in the SPI_CTLR2 register is set. The software can write the next data to the transmit buffer by writing it to the SPI_DTR register. The TBE bit is cleared by a write operation to the SPI_DTR register.
- Receive buffer not empty flag (RBNE)
This bit is set when receive buffer is not empty. An interrupt may be generated if the

RBNEIE bit in the SPI_CTLR2 register is set. It indicates valid data has been received and stored in the receive buffer. The software can read the data by reading the SPI_DTR register. The RBNE bit is cleared by a read operation to the SPI_DTR register.

- **Transmitting On-Going flag (TRANS)**
 This TRANS flag is set and cleared by hardware. It indicates the state of the communication layer of the I2S. The TRANS flag is useful to detect the end of a transfer if the software wants to disable the I2S. This avoids corrupting the last transfer. For this, the procedure described below must be strictly respected. The TRANS flag is set when a transfer starts, except in master reception mode where the flag is kept low during reception. It is cleared when the I2S is disabled or a transfer complete. When communication is not continuous, the TRANS flag is low between each communication. When communication is continuous, the TRANS flag is kept high during all the transfers in master transmission mode, and goes low for one I2S clock cycle between each transfer in slave mode.
- **I2S channel side flag (I2SCH)**
 In transmission mode, this flag is refreshed at the moment when the TBE flag goes high, indicating the channel side to which the data to transfer belongs. In reception mode, this flag is refreshed at the moment when the RBNE flag goes high, indicating the channel side to which the received data belongs. Notice that in case of error (TXURE or RXORE) this flag becomes not reliable and I2S needs to be switched off and switched on before resuming the communication. Besides, this flag has no meaning in the PCM standard.
- **Transmission underrun error flag (TXURE)**
 This flag is set when the first clock for data transmission appears while the transmit buffer is still empty in slave transmission mode. An interrupt may be generated if the ERRIE bit in the SPI_CTLR2 register is set. This flag is cleared by a read operation to the SPI_STR register.
- **Reception overrun error flag (RXORE)**
 This flag is set when data are received and the previous data has not been read from the SPI_DTR register yet in reception mode. An interrupt may be generated if the ERRIE bit in the SPI_CTLR2 register is set. In the case, the contents in receive buffer are not updated with the newly received data. A read operation to the SPI_DTR register returns the previous correctly received data. All other subsequently received half-words are lost. This flag is cleared by a read access to the SPI_DTR register followed by a read access to the SPI_STR register.

I2S interrupt events and corresponding enable bits are summed up in the following table.

Table 15-8 I2S interrupt

Interrupt event	Flag	Enable bit
-----------------	------	------------

Transmit buffer empty	TBE	TBEIE
Receive buffer not empty	RBNE	RBNEIE
Transmission underrun error	TXURE	ERRIE
Reception overrun error	RXORE	ERRIE

Initialization sequence

I2S initialization sequence contains the five steps shown below. In order to initialize I2S working in master mode, all the five steps should be done. In order to initialize I2S working in slave mode, only step 2, step 3, step 4 and step 5 should be done.

- Step 1: Configure the DIV[7:0] bits, the OF bit, and the MCKOE bit in the SPI_I2SCKP register, in order to define the I2S bitrate and whether I2S_MCK needs to be provided or not.
- Step 2: Configure the CKPL in the SPI_I2SCTLR register, in order to define the idle state clock polarity.
- Step 3: Configure the I2SSEL bit, the I2SSTD[1:0] bits, the PCMSM bit, the I2SOM[1:0] bits, the DTLEN[1:0] bits, and the CHLEN bit in the SPI_I2SCTLR register, in order to define the I2S feature.
- Step 4: Configure the TBEIE bit, the RBNEIE bit, the ERRIE bit, the DMATE bit, and the DMARE bit in the SPI_CTLR2 register, in order to select the potential interrupt sources and the DMA capabilities. This step is optional.
- Step 5: Set the I2SEN bit in the SPI_I2SCTLR register to enable I2S.

Master transmission sequence

The TBE flag is used to control the transmission sequence. As is mentioned before, the TBE flag indicates the transmit buffer is empty, and may generate an interrupt if the TBEIE bit in the SPI_CTLR2 register is set. At the beginning, the transmit buffer is empty (TBE is high) and no transmission sequence is processing in the shift register. When a half word is written to the SPI_DTR register (TBE goes low), the data is transferred from the transmit buffer to the shift register (TBE goes high) immediately. At the moment, the transmission sequence begins. The data is parallel loaded into the 16-bit shift register, and shifted out serially to the I2S_SD pin, MSB first. The next data should be written to the SPI_DTR register, when the TBE flag is high. After a write operation to the SPI_DTR register, the TBE flag goes low. When the current transmission finishes, the data in the transmit buffer is loaded into the shift register, and the TBE flag goes back high. To ensure a continuous audio data transmission, it is mandatory to write the SPI_DTR register with the next data to transmit before the end of the current transmission.

For all standards except PCM, the I2SCH flag is used to distinguish the channel side to which the data to transfer belongs. The I2SCH flag is refreshed at the moment when the TBE

flag goes high. At the beginning, the I2SCH flag is low, indicating the left channel data should be written to the SPI_DTR register.

In order to switch off I2S, it is mandatory to clear the I2SEN bit after the TBE flag is high and the TRANS flag is low.

Master reception sequence

The RBNE flag is used to control the reception sequence. As is mentioned before, the RBNE flag indicates the receive buffer is not empty, and may generate an interrupt if the RBNEIE bit in the SPI_CTLR2 register is set. The reception sequence begins immediately when the I2SEN bit in the SPI_I2SCTLR register is set. At the beginning, the receive buffer is empty (RBNE is low). When a reception sequence finishes, the received data in the shift register is loaded into the receive buffer (RBNE goes high). The data should be read from the SPI_DTR register, when the RBNE flag is high. After a read operation to the SPI_DTR register, the RBNE flag goes low. It is mandatory to read the SPI_DTR register before the end of the next reception. Or, reception overrun error occurs. The RXORE flag is set and an interrupt may be generated if the ERRIE bit in the SPI_CTLR2 register is set. In this case, it is mandatory to switch off and switch on I2S before resuming the communication.

For all standards except PCM, the I2SCH flag is used to distinguish the channel side to which the received data belongs. The I2SCH flag is refreshed at the moment when the RBNE flag goes high.

In order to switch off I2S, specific actions are required to ensure that I2S completes the transfer cycle properly without initiating a new data transfer. The actions depend on the audio standard selected, and on the configuration of the data length and the channel length. The actions for each case are described below.

- 16-bit data packed in 32-bit frame in the LSB justified standard (DTLEN = 00, CHLEN = 1, and I2SSTD = 10)
 1. Wait for the second to last RBNE
 2. Then wait 17 I2S clock cycles
 3. Clear the I2SEN bit
- 16-bit data packed in 32-bit frame in the audio standards except the LSB justified standard (DTLEN = 00, CHLEN = 1, and I2SSTD is not equal to 10)
 1. Wait for the last RBNE
 2. Then wait one I2S clock cycle
 3. Clear the I2SEN bit
- For all other cases
 1. Wait for the second to last RBNE

2. Then wait one I2S clock cycle
3. Clear the I2SEN bit

Slave transmission sequence

The transmission sequence in slave mode is similar to that in master mode. The difference between them is described below.

In slave mode, the slave has to be enabled before the external master starts the communication. The transmission sequence begins when the external master sends the clock and when the I2S_WS signal requests the transfer of data. The data has to be written to the SPI_DTR register before the master initiates the communication. To ensure a continuous audio data transmission, it is mandatory to write the SPI_DTR register with the next data to transmit before the end of the current transmission. Or, transmission underrun error occurs. The TXURE flag is set and an interrupt may be generated if the ERRIE bit in the SPI_CTLR2 register is set. In this case, it is mandatory to switch off and switch on I2S before resuming the communication. In slave mode, I2SCH is sensitive to the I2S_WS signal coming from the external master.

In order to switch off I2S, it is mandatory to clear the I2SEN bit after the TBE flag is high and the TRANS flag is low.

Slave reception sequence

The reception sequence in slave mode is similar to that in master mode. The difference between them is described below.

In slave mode, the slave has to be enabled before the external master starts the communication. The reception sequence begins when the external master sends the clock and when the I2S_WS signal requests the transfer of data. In slave mode, I2SCH is sensitive to the I2S_WS signal coming from the external master.

In order to switch off I2S, it is mandatory to clear the I2SEN bit immediately after receiving the last RBNE.

15.4.5. DMA features

DMA is working in exactly the same way as for the SPI mode. The only difference is that the CRC feature is not available in I2S mode.

15.5. SPI registers

15.5.1. SPI control register 1 (SPI_CTLR1)

Address offset: 0x00
Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BDM	BDOE	CRCEN	CRCNT	FF16	RO	SWNSSEN	SWNSS	LF	SPIEN	PSC [2:0]	MSTMODE	SCKPL	SCKPH		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		

Bits	Fields	Descriptions
------	--------	--------------

15	BDM	<p>Bidirectional Enable</p> <p>0: 2 line unidirectional transmit mode</p> <p>1: 1 line bidirectional transmit mode. The information transfer between the MOSI pin in master and the MISO pin in slave.</p>
14	BDOE	<p>Bidirectional Transmit Output Enable</p> <p>When BDM is set, This bit determines the direction of transfer.</p> <p>0: Work in receive-only mode</p> <p>1: Work in transmit-only mode</p>
13	CRCEN	<p>CRC Calculation Enable</p> <p>0: CRC calculation is disabled</p> <p>1: CRC calculation is enabled.</p>
12	CRCNT	<p>CRC Transfer Next</p> <p>0: Next transfer is Data</p> <p>1: Next transfer is CRC value (TCR)</p> <p>When the transfers are managed by DMA, CRC value is transferred by hardware. This bit should be cleared.</p> <p>In full duplex or transmitter only modes, set this bit after the last data is written to SPI_DTR register. In receive only mode, set this bit after the second last data is received.</p>
11	FF16	<p>Data frame format</p> <p>0: 8-bit data frame format</p> <p>1: 16-bit data frame format</p>
10	RO	<p>Receive only</p> <p>When BDM is cleared, this bit determines the direction of transfer.</p> <p>0: Full duplex</p> <p>1: Receive-only</p>

- 9 SWNSSEN NSS Software Mode Selection
 0: NSS hardware mode. The NSS pin input depends on IO.
 1: NSS software mode. The NSS pin input depends on SWNSS bit.

- 8 SWNSS NSS Pin Selection In NSS Software Mode
 0: NSS pin is pull low.
 1: NSS pin is pull high
 This bit has an effect only when the SWNSSEN bit is set.

- 7 LF LSB First Mode
 0: Transmit MSB first
 1: Transmit LSB first

- 6 SPIEN SPI Enable
 0: SPI peripheral is disabled
 1: SPI peripheral is enabled

- 5:3 PSC [2:0] Master Clock Prescaler Selection
 000: PCLK/2 100: PCLK/32
 001: PCLK/4 101: PCLK/64
 010: PCLK/8 110: PCLK/128
 011: PCLK/16 111: PCLK/256
 PCLK means PCLK2 when use SPI1 or PCLK1 when use SPI2

- 2 MSTMODE Master Selection
 0: Slave mode
 1: Master mode

- 1 SCKPL Clock Polarity Selection
 0: CLK pin is pulled low when SPI is idle
 1: CLK pin is pulled high when SPI is idle

- 0 SCKPH Clock Phase Selection
 0: Capture the first data at the first clock transition.
 1: Capture the first data at the second clock transition

15.5.2. SPI control register 2 (SPI_CTLR2)

Address offset: 0x04
 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved							TBEIE	RBNEIE	ERRIE	Reserved.	NSSDRV	DMATE	DMARE		
							rw	rw	rw		rw	rw	rw		

Bits	Fields	Descriptions
------	--------	--------------

15:8	Reserved	Must be kept at reset value.
7	TBEIE	Transmit Buffer Empty Interrupt Enable 0: TBE interrupt is disabled. 1: TBE interrupt is enabled. An interrupt is generated when the TBE bit is set
6	RBNEIE	Receive Buffer Not Empty Interrupt Enable 0: RBNE interrupt is disabled. 1: RBNE interrupt is enabled. An interrupt is generated when the RBNE bit is set
5	ERRIE	Errors Interrupt Enable. 0: Error interrupt is disabled. 1: Error interrupt is enabled. An interrupt is generated when the CRCE bit or the CONFE bit or the RXORE bit or the TXURE bit is set.
4:3	Reserved	Must be kept at reset value.
2	NSSDRV	Drive NSS Output 0: NSS output is disabled. 1: NSS output is enabled. If the NSS pin is configured as output, the NSS pin is pulled low in master mode when SPI is enabled. If the NSS pin is configured as input, the NSS pin should be pulled high in master mode, and this bit has on effect.
1	DMATE	Transmit Buffer DMA Enable 0: Transmit buffer DMA is disabled 1: Transmit buffer DMA is enabled, when the TBE bit in SPI_STR is set, it will be a DMA request at corresponding DMA channel.
0	DMARE	Receive Buffer DMA Enable 0: Receive buffer DMA is disabled 1: Receive buffer DMA is enabled, when the RBNE bit in SPI_STR is set, it will be a DMA request at corresponding DMA channel.

15.5.3. SPI status register (SPI_STR)

Address offset: 0x08

Reset value: 0x0002


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								TRANS	RXORE	CONFE	CRCE	TXURE	I2SCH	TBE	RBNE
								r	r	r	rc_w0	r	r	r	r

Bits	Fields	Descriptions
15:8	Reserved	Must be kept at reset value.
7	TRANS	Transmitting On-going Bit 0: SPI or I2S is idle.

		1: SPI or I2S is currently transmitting and/or receiving a frame, or the transmit buffer is not empty. This bit is set and cleared by hardware.
6	RXORE	Reception Overrun Error Bit 0: No reception overrun error occurred. 1: Reception overrun error occurred. This bit is set by hardware and cleared by a read operation on the SPI_DTR register followed by a read access to the SPI_STR register.
5	CONFE	SPI Configuration error 0: No configuration fault occurred 1: Configuration fault occurred. (In master mode, the NSS pin is pulled low in NSS hardware mode or SWNSS bit is low in NSS software mode.) This bit is set by hardware and cleared by a read or write operation on the SPI_STR register followed by a write access to the SPI_CTLR1 register. This bit is not used in I2S mode.
4	CRCE	SPI CRC Error Bit 0: The SPI_RCR value is equals to the received CRC data at last. 1: The SPI_RCR value is not equals to the received CRC data at last. This bit is set by hardware and cleared by software writing 0. This bit is not used in I2S mode.
3	TXURE	Transmission underrun error bit 0: No transmission underrun error occurred. 1: Transmission underrun error occurred. This bit is set by hardware and cleared by a read operation on the SPI_STR register. This bit is not used in SPI mode.
2	I2SCH	I2S channel side 0: Channel Left has to be transmitted or has been received. 1: Channel Right has to be transmitted or has been received. This bit is set and cleared by hardware. This bit is not used in SPI mode, and has no meaning in the I2S PCM mode.
1	TBE	Transmit Buffer Empty 0: Transmit buffer is not empty 1: Transmit buffer is empty
0	RBNE	Receive Buffer Not Empty 0: Receive buffer is empty 1: Receive buffer is not empty

15.5.4. SPI data register (SPI_DTR)


Address offset: 0x0C
Reset value: 0x0000



Bits	Fields	Descriptions
15:0	DTR[15:0]	Data transfer register. The hardware has two buffers, including transmit buffer and receive buffer. Write data to DTR will save the data to transmit buffer and read data from DTR will get the data from receive buffer. When the data frame format is set to 8-bit data, the DTR[15:8] is forced to 0 and the DTR[7:0] is used for transmission and reception, transmit buffer and receive buffer are 8-bit. If the Data frame format is set to 16-bit data, the DTR[15:0] is used for transmission and reception, transmit buffer and receive buffer are 16-bit.

15.5.5. SPI CRC polynomial register (SPI_CPR)


Address offset: 0x10
Reset value: 0x0007



Bits	Fields	Descriptions
15:0	CPR[15:0]	This register contains the CRC polynomial and used for CRC calculation. The default value is 0007h.

15.5.6. SPI RX CRC register (SPI_RCR)

Address offset: 0x14
Reset value: 0x0000



Bits	Fields	Descriptions
------	--------	--------------


15:0 RCR[15:0] When the CRCEN bit of SPI_CTLR1 is set, the hardware computes the CRC value of the received bytes and save them in RCR register. If the Data frame format is set to 8-bit data, CRC calculation is done based on CRC8 standard, and save the value in RCR[7:0], when the Data frame format is set to 16-bit data, CRC calculation is done based on CRC16 standard, and save the value in RCR[16:0].

The hardware computes the CRC value after each received bit, when the TRANS is set, a read to this register could return an intermediate value.

This register is reset when the CRCEN bit or the SPIEN bit of SPI_CTLR1 is cleared.

15.5.7. SPI TX CRC register (SPI_TCR)

Address offset: 0x18
Reset value: 0x0000



Bits	Fields	Descriptions
------	--------	--------------


15:0	TCR[15:0]	When the CRCEN bit of SPI_CTLR1 is set, the hardware computes the CRC value of the transmitted bytes and save them in TCR register. If the Data frame format is set to 8-bit data, CRC calculation is done based on CRC8 standard, and save the value in TCR[7:0], when the Data frame format is set to 16-bit data, CRC calculation is done based on CRC16 standard, and save the value in TCR[16:0].
------	-----------	--

The hardware computes the CRC value after each transmitted bit, when the TRANS is set, a read to this register could return an intermediate value. The different frame format (LF bit of the SPI_CTLR1) will get different CRC value.

This register is reset when the CRCEN bit or the SPIEN bit of SPI_CTLR1 is cleared.

15.5.8. SPI I2S control register (SPI_I2SCTLR)

Address offset: 0x1C
Reset value: 0x0000



15:12	Reserved	must be kept at reset value
11	I2SSEL	I2S mode selection 0: SPI mode

		1: I2S mode This bit should be configured when SPI or I2S is disenabled.
10	I2SEN	I2S enable 0: I2S is disenable 1: I2S is enable This bit is not used in SPI mode.
9:8	I2SOM[1:0]	I2S operation mode 00: Slave transmission mode 01: Slave reception mode 10: Master transmission mode 11: Master reception mode This bit should be configured when I2S is disenabled. This bit is not used in SPI mode.
7	PCMSM	PCM frame synchronization mode 0: Short frame synchronization 1: long frame synchronization This bit has a meaning only when PCM standard is used. This bit should be configured when I2S is disenabled. This bit is not used in SPI mode.
6	Reserved	Must be kept at reset value
5:4	I2SSTD[1:0]	I2S standard selection 00: I2S Phillips standard 01: MSB justified standard 10: LSB justified standard 11: PCM standard These bits should be configured when I2S is disenabled. These bits are not used in SPI mode.
3	CKPL	Idle state clock polarity 0: The idle state of I2S_CK is low level 1: The idle state of I2S_CK is high level This bit should be configured when I2S is disenabled. This bit is not used in SPI mode.
2:1	DTLEN[1:0]	Data length 00: 16 bits 01: 24 bits 10: 32 bits 11: Reserved These bits should be configured when I2S is disenabled. These bits are not used in SPI mode.
0	CHLEN	Channel length

0: 16 bits

1: 32 bits

The channel length must be equal to or greater than the data length.


This bit should be configured when I2S is disenabled.

This bit is not used in SPI mode.

15.5.9. SPI I2S clock prescaler register (SPI_I2SCKP)

Address offset: 0x20

Reset value: 0x0002




Bits	Fields	Descriptions
15:10	Reserved	must be kept at reset value
9	MCKOE	I2S_MCK output enable 0: I2S_MCK output is disenable 1: I2S_MCK output is enable This bit should be configured when I2S is disenabled. This bit is not used in SPI mode.
8	OF	Odd factor for the prescaler 0: Real divider value is DIV * 2 1: Real divider value is DIV * 2 + 1 This bit should be configured when I2S is disenabled. This bit is not used in SPI mode.
7:0	DIV[7:0]	Dividing factor for the prescaler Real divider value is DIV * 2 + OF. DIV must not be 0. These bits should be configured when I2S is disenabled. These bits are not used in SPI mode.

15.5.10. SPI quad wire control register (SPI_QWCR)

Address offset: 0x80

Reset value: 0x0000



Bits	Fields	Descriptions
15:3	Reserved	must be kept at reset value
2	IO34_DRV	<p>Drive IO3 and IO4 enable</p> <p>0: IO3 and IO4 are not driven in single wire mode</p> <p>1: IO3 and IO4 are driven to high in single wire mode</p> <p>This bit is only available in SPI1.</p>
1	QRD	<p>Quad wire read select.</p> <p>0: SPI is in quad wire write mode</p> <p>1: SPI is in quad wire read mode</p> <p>This bit should be only be configured when SPI is not busy (TRANS bit cleared)</p> <p>This bit is only available in SPI1.</p>
0	QMOD	<p>Quad wire mode enable.</p> <p>0: SPI is in single wire mode</p> <p>1: SPI is in quad wire mode</p> <p>This bit should only be configured when SPI is not busy (TRANS bit cleared).</p> <p>This bit is only available in SPI1.</p>

16. Backup registers (BKP)

16.1. Introduction

The Backup registers are located in the Backup domain that remains powered-on by V_{BAT} even if V_{DD} power is shut down, they are forty two 16-bit (84 bytes) registers for data protection of user application data, and the wake-up action from Standby mode or system reset are not affect these registers.

In addition, the BKP registers can be used to implement the tamper detection, RTC calibration function, and waveform detection.

After reset, any write access to the registers in Backup domain is disabled, that is, the Backup registers and RTC cannot be written to access. In order to enable access to the Backup registers and RTC, the Power and Backup interface clocks should be enabled firstly by setting the PWREN and BKPEN bits in the RCC_APB1ENR register, and write access to the registers in Backup domain should be enabled by set the BKPWE bit in the PWR_CTLR register.

16.2. Main features

- 84 bytes Backup registers which can keep data under power saving mode. If tamper event is detected, Backup registers will be reset
- The active level of Tamper source (PC13 and PI8) can be configured
- RTC Clock Calibration register provides RTC alarm and second output selection, and sets the calibration value
- Tamper interrupt event register (BKP_TIER) can control tamper detection and waveform detection with interrupt or event capability
- Two square waveform detection on PC13->PI8 or PC14->PC15

16.3. Function description

16.3.1. RTC clock calibration

In order to improve the RTC clock accuracy, the MCU provides the RTC output for calibration function. The RTC clock, the frequency is $f_{RTCCLK}/64$, can be output on the PC13. It is enabled by setting the RCCOE bit in the BKP_RCCR register.

The calibration value is set by RCCV[6:0] in the BKP_RCCR register, and the calibration function can slow down or speed up the RTC clock by steps of $1000000/2^{20}$ ppm.

16.3.2. Tamper_1 detection

In order to protect the important user data, the MCU provides the tamper detection function, and it can be independently enabled on TAMPER_1 pin (PC13) by setting corresponding TPE_1 bit in the BKP_TPCR1 register. To prevent the tamper event from losing, the edge detection is logically ANDed with the TPE_1 bit, used for tamper detection signal. So the tamper detection configuration should be set before enable TAMPER_1 pin. When the tamper event is detected, the corresponding TEF_1 bit in the BKP_TIER register will be set. Tamper event can generate an interrupt if tamper interrupt is enabled. Any tamper event will reset all Backup data registers.

Note: When TPAL_1 = 0/1, if the TAMPER_1 pin is already high/low before it is enabled (by setting TPE_1 bit), an extra tamper event is detected, while there was no rising/falling edge on the TAMPER_1 pin after TPE_1 bit was set.

16.3.3. Tamper_2 detection

In order to protect the important user data, the MCU provides the tamper detection function, and it can be independently enabled on TAMPER_2 pin (PI8) by setting corresponding TPE_2 bit in the BKP_TPCR2 register. To prevent the tamper event from losing, the edge detection is logically ANDed with the TPE_2 bit, used for tamper detection signal. So the tamper detection configuration should be set before enable TAMPER_2 pin. When the tamper event is detected, the corresponding TEF_2 bit in the BKP_TIER register will be set. Tamper event can generate an interrupt if tamper interrupt is enabled. Any tamper event will reset all Backup data registers.

Note: When TPAL_2=0/1, if the TAMPER_2 pin is already high/low before it is enabled (by setting TPE_2 bit), an extra tamper event is detected, while there was no rising/falling edge on the TAMPER_2 pin after TPE_2 bit was set.

16.3.4. Waveform detection

There are two waveform detect. Send a square waveform on PC13 if TPM_1 bit is set or on PC14 if TPM_2 bit is set. Receive and check square waveform on PI8 if TPM_1 bit set or on PC15 if TPM_2 bit is set. When the check is wrong, the corresponding TEF_2 bit in the BKP_TIER register will be set. Tamper event can generate an interrupt if tamper interrupt is enabled. Any tamper event will reset all Backup data registers.

Note: If the LSE enable, set TPM_2 has no effect. If set TPM_1 or TPM_2, must set TPE_1 and TPE_2 to 0.


16.4. BKP registers

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

16.4.1. Backup data register x (BKP_DRx) (x= 1..42)

Address offset: 0x04 to 0x28, 0x40 to 0xBC

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	BKD[15:0]	Backup data These bits are used for general purpose data storage. The contents of the BKP_DRx register will remain even if the wake-up action from Standby mode or system reset or power reset.

16.4.2. RTC clock calibration register (BKP_RCCR)

Address offset: 0x2C

Reset value: 0x0000



Bits	Fields	Descriptions
15	CALDIR	RTC clock calibration direction 0: Slowed down 1: Speed up
14	CCOSEL	RTC clock output selection 0: RTC clock div 64 1: RTC clock
13:10	Reserved	Must be kept at reset value
9	ROS	RTC output selection 0: RTC alarm pulse is selected as the RTC output 1: RTC second pulse is selected as the RTC output This bit is reset only by a Backup domain reset.
8	ROE	RTC output enable 0: Disable RTC output 1: Enable RTC output When enable, the TAMPER_1 pin will output the RTC output. This bit is reset only by a Backup domain reset.
7	RCCOE	RTC clock calibration output enable 0: Disable RTC clock calibration output

1: Enable RTC clock Calibration output

When enable, the TAMPER_1 pin will output the RTC clock. ROE has the priority over RCCOE. When ROE is set, the TAMPER_1 pin will output the RTC output whether RCCOE is set or not.


This bit is reset only by a POR/PDR.

6:0 RCCV[6:0] RTC clock calibration value
The value indicates how many clock pulses are ignored or added every 2²⁰ clock pulses.

16.4.3. Tamper pin control register1 (BKP_TPCR1)

Address offset: 0x30

Reset value: 0x0000



Bits	Fields	Descriptions
15:2	Reserved	Must be kept at reset value
1	TPAL_1	TAMPER_1 pin active level 0: The TAMPER_1 pin is active high 1: The TAMPER_1 pin is active low
0	TPE_1	TAMPER_1 pin enable; need set TPM_1/TPM_2 to 0 0: The TAMPER_1 pin is free for GPIO functions 1: The TAMPER_1 pin is dedicated for the Backup Reset function. The active level on the TAMPER_1 pin resets all data of the BKP_DRx register.

16.4.4. Tamper interrupt event register (BKP_TIER)

Address offset: 0x34

Reset value: 0x0000



Bits	Fields	Descriptions
15	TIF_2	Tamper_2/Waveform detect interrupt flag 0: No tamper interrupt occurred 1: A tamper interrupt occurred This bit is reset by writing 1 to the TIR_2 bit or the TIE_2 bit being 0.
14	TEF_2	Tamper_2/Waveform detect event flag 0: No tamper event occurred 1: A tamper event occurred

		This bit is reset by writing 1 to the TER_2 bit.
13:10	Reserved	Must be kept at reset value
9	TIF_1	<p>Tamper_1 interrupt flag</p> <p>0: No tamper interrupt occurred</p> <p>1: A tamper interrupt occurred</p> <p>This bit is reset by writing 1 to the TIR_1 bit or the TIE_1 bit being 0.</p>
8	TEF_1	<p>Tamper_1 event flag</p> <p>0: No tamper event occurred</p> <p>1: A tamper event occurred</p> <p>This bit is reset by writing 1 to the TER_1 bit.</p>
7	TIE_2	<p>Tamper_2/Waveform detect interrupt enable</p> <p>0: Disable the tamper interrupt</p> <p>1: Enable the tamper interrupt</p> <p>This bit is reset only by a system reset and wake-up from Standby mode.</p>
6	TIR_2	<p>Tamper_2/Waveform detect interrupt reset</p> <p>0: No effect</p> <p>1: Reset the TIF_2 bit</p> <p>This bit is always read as 0.</p>
5	TER_2	<p>Tamper_2/Waveform detect event reset</p> <p>0: No effect</p> <p>1: Reset the TEF_2 bit</p> <p>This bit is always read as 0.</p>
4:3	Reserved	Must be kept at reset value
2	TIE_1	<p>Tamper_1 interrupt enable</p> <p>0: Disable the tamper interrupt</p> <p>1: Enable the tamper interrupt</p> <p>This bit is reset only by a system reset and wake-up from Standby mode.</p>
1	TIR_1	<p>Tamper_1 interrupt reset</p> <p>0: No effect</p> <p>1: Reset the TIF_1 bit</p> <p>This bit is always read as 0.</p>
0	TER_1	<p>Tamper_1 event reset</p> <p>0: No effect</p> <p>1: Reset the TEF_1 bit</p> <p>This bit is always read as 0.</p>

16.4.5. Tamper pin control register2 (BKP_TPCR2)

Address offset: 0x38

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPM_1	TPM_2	Reserved				TPAL_2	TPE_2	Reserved							
w	w					rw	rw								

Bits	Fields	Descriptions
15	TPM_1	The first Waveform detection enable 0: No effect 1: Detect waveform of rtcclk/64, need configure CCOSEL to 0, TPE_1, TPE_2 to 0 PC13 -> PI8
14	TPM_2	The second Waveform detection enable 0: No effect 1: Detect waveform of rtcclk/64, need configure CCOSEL to 0, TPE_1, TPE_2 to 0 PC14 -> PC15
13:10	Reserved	Must be kept at reset value
9	TPAL_2	TAMPER_2 pin active level 0: The TAMPER_2 pin is active high 1: The TAMPER_2 pin is active low
8	TPE_2	TAMPER_2 pin enable; need set TPM_1/TPM_2 to 0 0: The TAMPER_2 pin is free for GPIO functions 1: The TAMPER_2 pin is dedicated for the Backup Reset function. The active level on the TAMPER_2 pin resets all data of the BKP_DRx register.
7:0	Reserved	Must be kept at reset value

17. Universal synchronous asynchronous receiver transmitter (USART)

17.1. Introduction

The Universal Synchronous Asynchronous Receiver Transceiver (USART) provides a flexible full duplex data exchange using synchronous or asynchronous transfer. The USART is used to transfer data between serial interfaces, and is also commonly used for RS232 standard communication. It also offers a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver.

It supports half-duplex single wire synchronous communication, LIN (local interconnection network), Smartcard Protocol and IrDA (infrared data association) SIR ENDEC specification, It also supports modem operations (CTS/RTS) and multiprocessor communication.

The USART also supports DMA function for high speed data communication.

17.2. Main features

- Full duplex, asynchronous communications
- Half duplex single wire communications
- NRZ standard format (Mark/Space)
- Programmable baud-rate generator allowing speeds up to 7.5 Mbits/s when the clock frequency is 120 MHz and oversampling is by 16.
- Fully programmable serial interface characteristics:
 - Even, odd or no-parity bit generation/detection
 - A data word length can be 8 or 9 bits
 - 1, 1.5 or 2 stop bit generation
- Configurable data polarity
- Hardware Modem operations (CTS/RTS)
- Configurable multibuffer communication using centralized DMA
- Separate enable bits for Transmitter and Receiver
- Transfer detection flags:
 - Receive buffer full
 - Transmit buffer empty
 - End of Transmission flags
- Parity control:
 - Transmits parity bit
 - Checks parity of received data byte
- Error detection: Overrun, Noise, Frame and Parity error

- LIN Break generation and detection
- IrDA Support
- Synchronous mode and transmitter clock output for synchronous transmission
- ISO 7816-3 (T=0 and T=1) compliant smart card interface
- Multiprocessor communication
 - Enter into mute mode if address match does not occur
 - Wake up from mute mode by idle line or address mark detection
- Support for ModBus communication
 - Timeout feature
 - CR/LF character recognition
- 12 interrupt sources with flags:
 - CTS changes
 - LIN break detection
 - Transmit data register empty
 - Transmission complete
 - Receive data register full
 - Idle line detected
 - Overrun error
 - Framing error
 - Noise error
 - Parity error
 - Receiver timeout interrupt
 - End of block interrupt

While USART1/2/3/6 is fully implemented, UART4/5/7/8 is only partially implemented with the following features not supported.

- Smartcard mode
- Synchronous mode
- Hardware Modem operations (CTS/RTS)
- Configurable data polarity

17.3. Function description


The interface is externally connected to another device by the main pins listed as following.

Table 17-1 USART important pins description

Pin	Type	Description
RX	Input	Receive Data
TX	Output I/O (single-wire/smartcard mode)	Transmit Data. high level When enabled but nothing to be transmitted
CK	Output	Serial clock for synchronous communication
nCTS	Input	Clear to send in Hardware flow control

		mode
nRTS	Output	Request to send in Hardware flow control mode

Figure 17-1 USART module block diagram



17.3.1. USART transmitter

When the transmit enable bit (TEN) in USART_CTLR1 register is set, the transmitter clock pulses are generated by the baud rate generator, and output on the CK pin. Then the serial bit stream is sent after an idle frame by the transmitter according to the programmed configuration in the control registers.

In case of transmission corruption, the TEN bit should not be disabled when transmission is ongoing.

If the data can be written to the USART_DR without overwriting the previous one, the TBE bit is asserted. And it is cleared when the data is written.

If a frame is transmitted and the TBE bit is asserted, the TC bit will be set. An interrupt is generated if the corresponding interrupt enable bit (TCIE) is set in the USART_CTLR1 register.

Refer to the following procedure for the USART transmission:

1. Set the UEN bit in USART_CTLR1 to enable the USART
2. Write the WL bit in USART_CTLR1 to set the data bits length
3. Set the stop bits length in USART_CTLR2.
4. Enable DMA (DENT bit) in USART_CTLR3 if multibuffer communication is selected.
5. Set the baud rate in USART_BRR.
6. Set the TEN bit in USART_CTLR1.
7. Wait for the TBE being asserted
8. Write the data to in the USART_DR register
9. Wait until TC=1 to finish.

It is necessary to wait for the TC bit asserted before disabling the USART or entering the power saving mode.


Reading the USART_STR then writing the USART_DR can clear the TC bit. And writing '0' directly to TC bit can also clear the TC bit for multibuffer communication

The break frame is sent when the SBKCMD bit is set, and SBKCMD bit is reset after the transmission.

Table 17-2 Stop bits configuration

Stop bit length (bit)	Description
1	default value
1.5	Smartcard mode for transmitting and receiving
0.5	Smartcard mode for receiving
2	normal USART, single-wire and modem modes

Figure 17-2 USART character frame (9 bits data and 1 stop bit)



The MSB bit is taken as the parity bit if parity control is enabled.

If there is even number of '1's in the data bits (the LSB bits), the parity bit should be '0' (even parity) or '1' (odd parity).

17.3.2. USART receiver

The receiver receives a bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed.

If a frame is received and the RBNE bit is asserted, the USART_DR and associated bits in USART_STR can be read. An interrupt is generated if the corresponding interrupt enable bit (RBNEIE) is set in the USART_CTLR1 register.

The RBNE bit must be cleared before the next data arrived, or an overrun error will occur. In case of reception corruption, the REN bit should not be disabled when reception is ongoing.

The RBNE bit can be cleared by directly reading the USART_DR in multibuffer communication. DMA read in multibuffer communication can also clear the RBNE bit.

Refer to the following procedure for the USART receiving:

1. Set the UEN bit in USART_CTLR1 to enable the USART
2. Write the WL bit in USART_CTLR1 to set the data bits length
3. Set the stop bits length in USART_CTLR2.
4. Enable DMA (DENR bit) in USART_CTLR3 if multibuffer communication is selected.
5. Set the baud rate in USART_BRR.
6. Set the REN bit in USART_CTLR1

17.3.3. Reception errors

An overrun error occurs, if the next data arrived or the previous DMA request has not been serviced when the RBNE bit is set. The ORE bit in the USART_STR register is set.

The internal baud-rate reference clock is used to over sample RX line for data recovery. If a noise error occurs, the NE in USART_STR is set at the rising edge of the RBNE bit and the invalid data is received from the shift register.

A framing error occurs when the stop bit is not detected at the expected time. If a framing error occurs, the FE in USART_STR is set at the rising edge of the RBNE bit and the invalid data is received from the shift register.

17.3.4. Baud rate generation

The baud-rate divisor is a 16-bit number consisting of a 12-bit integer and a 4-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the USART to generate all the standard baud rates.

The baud-rate divider (USARTDIV) has the following relationship to the system clock:

$$\text{USARTDIV} = \frac{\text{UCLK}}{16 \times \text{Baud Rate}}$$

The choice of the USART clock (UCLK) is done through the Clock Control system (see the Reset and clock control (RCC) section). The clock source must be chosen before enabling the USART (by setting the UEN bit).

17.3.5. Multi-processor communication

In multiprocessor communication, the mute mode for the unaddressed receivers is introduced. During a reception, the target receiver is active and receives the full message contents while the unintended message recipients are in the mute mode. Idle line detection and address mark detection can be used to enter or exit the mute mode.

In idle line detection, the USART enters the mute mode when the RWU bit in the USART_CTLR1 register is written to 1. It exits as soon as the idle frame is detected. Then RWU bit in the USART_CTLR1 register is cleared by hardware but the IDLEF bit in USART_STR is not set.

In address mark detection, the bytes with their MSB bit set are recognized as address byte. The 4 LSB bits in the address byte are the address of the target receiver. The receivers compare the address byte with the address of their own, then enter or exit the mute mode (set or reset the RWU bit) according to the result.

17.3.6. LIN mode

The local interconnection network mode is enabled by setting the LMEN bit in USART_CTLR2. The CKEN, STB bit in USART_CTLR2 and the SCEN, HDEN, IREN bits in USART_CTLR3 should be reset in LIN mode.


The LIN transmission procedure is almost the same as the normal transmission procedure. The data bits length can only be 8. And the break frame is 13-bit '0s'.

Break detection is totally independent from the normal USART receiver. So a break can be detected during the idle state or during a frame.

When the receiver is enabled and a start bit has been detected, the circuit samples the next bit.

During the break detection, when the framing error occurs, the break detection cancels only until the RX line becomes high level. Then start bit detection begins. If 10/11 (configured by the LBDL bit in USART_CTLR2) consecutive bits are detected as '0' before a delimiter character (high level), the LIN break detection flag is also set in USART_STR.

Figure 17-3 Frame error detection and break frame detection in LIN mode



17.3.7. Half-duplex communication mode

The half-duplex communication mode is enabled by setting the HDEN bit in USART_CTLR3. The LMEN, CKEN bits in USART_CTLR2 and SCEN, IREN bits in USART_CTLR3 should be reset in half-duplex communication mode.

Only one wire is used in half-duplex mode. The TX and RX pins are connected together internally. The TX pin should be configured as IO pin. The conflicts should be controlled by the software. When the TEN bit is set, the data in the data register will be sent.

17.3.8. Synchronous mode

The USART can be used for full-duplex synchronous serial communications only in master mode, by setting the CKEN bit in USART_CTLR2. The LMEN bit in USART_CTLR2 and SCEN, HDEN, IREN bits in USART_CTLR3 should be reset in synchronous mode. The CK pin is the synchronous USART transmitter clock output, and can be only activated when the TEN bit is enabled. No clock pulse will be sent to the CK pin during the start bit and stop bit transmission. The LBCP bit in USART_CTLR2 can be used to determine whether the clock is output or not during the LSB (address index) bit transmission. The clock output is also not activated during idle and break frame sending. The CPH bit in USART_CTLR2 can be used to determine whether data is captured on the first or the second clock edge. The CPL bit in USART_CTLR2 can be used to configure the clock polarity in the USART Synchronous Mode idle state.

These 3 bits (CPL, CPH, LBCP) should not be changed while the transmitter or the receiver is enabled

The clock is synchronized with the data transmitted. The receiver in synchronous mode samples the data on the transmitter clock without any oversampling.

Figure 17-4 Example of USART in synchronous mode





Figure 17-5 8-bit format USART synchronous waveform (LBCP=1)



17.3.9. Smartcard (ISO7816) mode

The smartcard mode is an asynchronous mode, which is enabled by setting the SCEN bit in USART_CTLR3. The LMEN bit in USART_CTLR2 and HDEN, IREN bits in USART_CTLR3 should be reset in smartcard mode.


A clock is provided to the smart card if the CKEN bit is set. The clock can be divided for other use.

The frame consists of 1 start bit, 9 data bits (1 parity bit included) and 1.5 stop bits.

The smartcard mode is a half-duplex communication protocol. When connected to a Smartcard, the TX pin must be configured as open drain and drives a bidirectional line that is also driven by the Smartcard.

T=0 mode

Figure 17-6 ISO7816-3 frame format



Comparing to the time in normal operation, the transmission time from transmit shift register to the TX pin is delayed half baud clock, and the TC flag assertion time delayed a certain value wrote in the guard time register. In Smartcard mode an empty transmit shift register triggers the guard time counter to count up to the programmed value in the Guard Time register. TC is forced low during this time. When the guard time counter reaches the

programmed value TC is asserted high. The USART can automatically re-send data according to the protocol by SCRTNUM times. At the end of reception of the last repeated character the TC bit is set without gardtime immediately. The USART will stop transmitting and signal the error as a framing error if it continues receiving the NACK after the programmed number of retries.

During USART reception, the TX line is pulled low for a baud clock after finishing receiving the frame if a parity error is detected. This signal is the 'NACK' signal to smart card. Then a frame error occurred in smart card side. The RBNE/receive DMA request is not activated if the received character is erroneous. According to the protocol, the smart card can resend the data. According to the protocol, the smart card can resend the data. The USART stops transmitting the NACK and signals the error as a parity error if the received character is still erroneous after the maximum number of retries specified in the SCRTNUM bit field.

The 'NACK' signal will be sent to the USART if the NACK bit in USART_CTLR3 is set. And the USART will not take the 'NACK' signal as the start bit.

The idle frame and break frame do not apply for the smartcard mode.

T=1 mode (block mode)

In T=1 (block) mode, the NACK bit in the USART_CTLR3 register should be cleared to deactivate the parity error transmission.

When requesting a read from the Smartcard, the RT register should be programmed with the BWT (block wait time) - 11 value and RBNEIE must be set. A timeout interrupt will be generated, if no answer is received from the card before the expiration of this period. If the first character is received before the expiration of the period, it is signaled by the RBNE interrupt. If DMA is used to read from the Smartcard in block mode, the DMA must be enabled only after the first received byte.

In order to allow the automatic check of the maximum wait time between two consecutive characters, the RT register must be programmed to the CWT (character wait time) - 11 value, which is expressed in baudtime units, after the reception of the first character (RBNE interrupt). The USART signals to the software through the RTF flag and interrupt (when RTIE bit is set), if the smartcard doesn't send a new character in less than the CWT period after the end of the previous character.

The USART uses a block length counter, which is reset when the USART is transmitting (TBE=0), to count all the characters received. The length of the block, which must be programmed to the BL field in the USART_RTR register, is communicated by the smartcard in the third byte of the block (prologue field). This register field must be programmed to the minimum value (0x0), before the start of the block, when using DMA mode. With this value, an interrupt is generated after the 4th received character. The software must read the third byte as block length from the receive buffer.

In interrupt driven receive mode, the length of the block may be checked by software or by programming the BL value. However, before the start of the block, the maximum value of BL (0xFF) may be programmed. The real value will be programmed after the reception of the third character.

The total block length (including prologue, epilogue and information fields) equals BL+4. The

end of the block is signaled to the software through the EBF flag and interrupt (when EBIE bit is set). The RT interrupt may occur in case of an error in the block length.

Direct and inverse convention

The Smartcard protocol defines two conventions: direct and inverse.

The direct convention is defined as: LSB first, logical bit value of 1 corresponds to H state of the line and parity is even. In this case, the following control bits must be programmed: MSBF=0, DINV=0 (default values).

The inverse convention is defined as: MSB first, logical bit value 1 corresponds to an L state on the signal line and parity is even. In this case, the following control bits must be programmed: MSBF=1, DINV=1.

17.3.10. IrDA SIR ENDEC mode

The IrDA mode is enabled by setting the IREN bit in USART_CTLR3. The LMEN, STB, CKEN bits in USART_CTLR2 and HDEN, SCEN bits in USART_CTLR3 should be reset in IrDA mode.

In IrDA SIR physical layer, an infrared light pulse (a Return to Zero signal) represent the logic '0'. The pulse width should be 3/16 of a bit period. The IrDA could not detect the pulse if the pulse width is less than 1 PSC clock. While it can detect some pulse by chance if the pulse width is greater than 1 but smaller than 2 times PSC clock.

The USART data frame is modulated in SIR Transmit encoder. The modulated signal is transmitted by the infrared LED. The baud rate should not be larger than 115200 for the encoder.

The SIR decoder receives the modulated signal and outputs the data frame decoded. The polarity of modulated signal transmitted by the encoder is opposite to that received by the decoder. Then the decoder input is usually the high level and a start bit is decoded if the input signal is low.

The transmission and the reception should not be carried out at the same time in the IrDA SIR ENDEC block.

For power saving mode:

- Transmitter: The pulse width can be 3 times the low-power baud rate.
- Receiver: The same as normal mode.

Figure 17-7 IrDA SIR ENDEC module






Figure 17-8 IrDA data modulation



17.3.11. Hardware flow control

Using the nCTS input and the nRTS output to control the serial data flow is called hardware flow control. The RTS flow control is enabled by writing '1' to the RTSEN bit in USART_CTLR3 and the CTS flow control is enabled by write '1' to the CTSEN bit in USART_CTLR3.

Figure 17-9 Hardware flow control between two USARTs




RTS flow control

USART receiver can receive data only when the nRTS signal is low, and the signal does not go high until the data frame reception is finished. The next reception occurs when the nRTS signal goes low again. The signal keeps high when the receive register is full.

CTS flow control

If the TBE bit in USART_STR is '0' and the nCTS signal is low, the transmitter transmits the data frame. When the nCTS signal goes high during a transmission, the transmitter stops after the current transmission is accomplished.

Figure 17-10 Hardware flow control



17.3.12. DMA requests

DMA can be used for USART continuously communication. The DENT bit in USART_CTLR3

is used to enable the DMA transmission, and the DENR bit in USART_CTLR3 is used to enable the DMA reception.

DMA transmission configuration:

1. Configuring the DMA registers, which the destination address (USART_DR register address), the source address (memory address), the total number of bytes to be transferred, channel priority, DMA interrupts are written to.
2. Writing '0' to the TC bit in USART_STR to clear it.
3. Writing '1' to the DENT bit in the DMA control register to enable the DMA channel.

The TC flag in USART_STR is set later than the time when the TCIF flag is set in DMA_STR. It remains reset during the data transfers, and is set when the USART communication finished. Entering the Deep-sleep mode or disabling the USART will lead to the transfer corruption when the TC bit is not set.

DMA reception configuration: configuring the DMA registers, which the destination address (memory address), the source address (USART_DR register address), the total number of bytes to be transferred, channel priority, DMA interrupts are written to.

The RBNE event occurs as soon as the data is received.

17.3.13. USART interrupts


The USART interrupt events and flags are listed in the table below.

Table 17-3 USART interrupt requests

Interrupt event	Event flag	Enable Control bit
Transmit data register empty	TBE	TBEIE
CTS flag	CTSF	CTSIE
Transmission complete	TC	TCIE
Received data ready to be read	RBNE	RBNEIE
Overrun error detected	ORE	
Idle line detected	IDLEF	IDLEIE
Parity error	PE	PEIE
Break detected flag in LIN mode	LBDF	LBDIE
Receiver timeout error	RTF	RTIE
End of Block	EBF	EBIE
Reception Errors (Noise flag, overrun error, framing error) in DMA reception	NE or ORE or FE	ERIE

All of the interrupt events are ORed together before being sent to the interrupt controller, so the USART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine

Figure 17-11 USART interrupt mapping diagram



17.4. USART registers

17.4.1. USART status register (USART_STR)

Address offset: 0x00

Reset value: 0x0000_00C0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						CTS _F	LBD _F	TBE	TC	RBNE	IDLE _F	ORE	NE	FE	PE
						rc_w0	rc_w0	r	rc_w0	rc_w0	r	r	r	r	r

Bits	Fields	Descriptions
31:10	Reserved	Forced by hardware to 0.
9	CTS _F	CTS change flag 0: No change occurred on the nCTS status line

		<p>1: A change occurred on the nCTS status line. An interrupt will occur if the CTSIE bit is set in USART_CTLR3.</p> <p>Set by hardware when the nCTS input toggles</p> <p>It is cleared by software (by writing it to 0).</p> <p>This bit is not available for UART4/5/7/8.</p>
8	LBDF	<p>LIN break detected flag</p> <p>0: LIN Break is not detected</p> <p>1: LIN Break is detected. An interrupt will occur if the LBDIE bit is set in USART_CTLR2.</p> <p>Set by hardware when the LIN break is detected.</p> <p>It is cleared by software (by writing it to 0).</p>
7	TBE	<p>Transmit data register empty</p> <p>0: Data is not transferred to the shift register</p> <p>1: Data is transferred to the shift register. An interrupt will occur if the TBEIE bit is set in USART_CTLR1.</p> <p>Set by hardware when the content of the USART_DR register has been transferred into the transmit shift register .Cleared by a write to the USART_DR.</p>
6	TC	<p>Transmission complete</p> <p>0: Transmission is not complete</p> <p>1: Transmission is complete. An interrupt will occur if the TCIE bit is set in USART_CTLR1.</p> <p>Set by hardware if the transmission of a frame containing data is complete and if the TBE bit is set.</p> <p>It is cleared by software (by writing it to 0).</p>
5	RBNE	<p>Read data buffer not empty</p> <p>0: Data is not received</p> <p>1: Data is received and ready to be read. An interrupt will occur if the RBNEIE bit is set in USART_CTLR1.</p> <p>Set by hardware when the content of the receive shift register has been transferred to the USART_DR.</p> <p>Cleared by reading the USART_DR or it is also cleared by software (by writing it to 0).</p>
4	IDLEF	<p>IDLE line detected flag</p> <p>0: No Idle Line is detected</p> <p>1: Idle Line is detected. An interrupt will occur if the IDLEIE bit is set in USART_CTLR1.</p> <p>Set by hardware when an Idle Line is detected. It will not be set again until the RBNE bit has been set itself</p> <p>Cleared by a software sequence.</p>
3	ORE	<p>Overrun error</p> <p>0: No Overrun error is detected</p> <p>1: Overrun error is detected. An interrupt will occur if the RBNEIE bit is set in</p>

USART_CTLR1. In multibuffer communication, an interrupt will occur if the ERIE bit is set in USART_CTLR3.

Set by hardware when the word in the receive shift register is ready to be transferred into the USART_DR register while the RBNE bit is set.


Cleared by a software sequence.

2	NE	<p>Noise error flag</p> <p>0: No noise error is detected</p> <p>1: Noise error is detected. In multibuffer communication, an interrupt will occur if the ERIE bit is set in USART_CTLR3.</p> <p>Set by hardware when noise error is detected on a received frame.</p> <p>Cleared by a software sequence.</p>
1	FE	<p>Framing error</p> <p>0: No Framing error is detected</p> <p>1: Framing error or break character is detected. In multibuffer communication, an interrupt will occur if the ERIE bit is set in USART_CTLR3.</p> <p>Set by hardware when a de-synchronization, excessive noise or a break character is detected.</p> <p>Cleared by a software sequence.</p>
0	PE	<p>Parity error</p> <p>0: No parity error is detected</p> <p>1: Parity error is detected. An interrupt will occur if the PEIE bit is set in USART_CTLR1.</p> <p>Set by hardware when a parity error occurs in receiver mode.</p> <p>Cleared by a software sequence.</p>

17.4.2. USART data register (USART_DR)

Offset: 0x04

Reset value: Undefined



Bits	Fields	Descriptions
31:9	Reserved	Forced by hardware to 0.
8:0	DR[8:0]	<p>Data value</p> <p>The transmit data character or the received data character is contained in these bits.</p> <p>The value written or read in the MSB (bit 7 or bit 8 depending on the data length) will</p>


be replaced by the parity, when transmitting with the parity is enabled or receiving with the parity is enabled (PE bit set to 1 in the USART_CTLR1 register).

17.4.3. USART baud rate register (USART_BRR)

Address offset: 0x08

Reset value: 0x0000_0000

This register can not be written when the USART is enabled (UEN=1)




Bits	Fields	Descriptions
31:16	Reserved	Forced by hardware to 0.
15:4	BRR[15:4]	Integer of baud-rate divider
3:0	BRR [3:0]	Fraction of baud-rate divider

17.4.4. USART control register 1 (USART_CTLR1)

Address offset: 0x0C

Reset value: 0x0000_0000



Bits	Fields	Descriptions
31:14	Reserved	Forced by hardware to 0.
13	UEN	USART enable 0: USART prescaler and outputs disabled 1: USART prescaler and outputs enabled
12	WL	Word length 0: 8 Data bits, 1: 9 Data bits

		This bit field can not be written when the USART is enabled (UEN=1)
11	WM	<p>Wakeup method in mute mode</p> <p>0: Idle Line</p> <p>1: Address Mark</p> <p>This bit field can not be written when the USART is enabled (UEN=1)</p>
10	PCEN	<p>Parity control enable</p> <p>0: Parity control disabled</p> <p>1: Parity control enabled</p> <p>This bit field can not be written when the USART is enabled (UEN=1)</p>
9	PM	<p>Parity mode</p> <p>0: Even parity</p> <p>1: Odd parity</p> <p>This bit field can not be written when the USART is enabled (UEN=1)</p>
8	PEIE	<p>Parity error interrupt enable</p> <p>0: Parity error interrupt is disabled</p> <p>1: An interrupt will occur whenever the PE bit is set in USART_STR.</p>
7	TBEIE	<p>Transmitter register empty interrupt enable</p> <p>0: Interrupt is inhibited</p> <p>1: An interrupt will occur whenever the TBE bit is set in USART_STR</p>
6	TCIE	<p>Transmission complete interrupt enable</p> <p>0: Transmission complete interrupt is disabled</p> <p>1: An interrupt will occur whenever the TC bit is set in USART_STR.</p>
5	RBNEIE	<p>Read data buffer not empty interrupt and overrun error interrupt enable</p> <p>0: Read data register not empty interrupt and overrun error interrupt disabled</p> <p>1: An interrupt will occur whenever the ORE bit is set or the RBNE bit is set in USART_STR.</p>
4	IDLEIE	<p>IDLE line detected interrupt enable</p> <p>0: IDLE line detected interrupt disabled</p> <p>1: An interrupt will occur whenever the IDLEF bit is set in USART_STR.</p>
3	TEN	<p>Transmitter enable</p> <p>0: Transmitter is disabled</p> <p>1: Transmitter is enabled</p>
2	REN	<p>Receiver enable</p> <p>0: Receiver is disabled</p> <p>1: Receiver is enabled and begins searching for a start bit</p>
1	RWU	<p>Receiver wakeup from mute mode.</p> <p>This bit is used to indicate if the USART is in mute mode.</p> <p>0: Receiver in active mode</p>

1: Receiver in mute mode


It is cleared/set by hardware when a wakeup/mute sequence (address or IDLE) is recognized, which is selected by the WAKE bit in the USART_CTLR1 register.

0 SBKCMD Send break command
 0: No break character is transmitted
 1: Break character will be transmitted

17.4.5. USART control register 2 (USART_CTLR2)

Address offset: 0x10

Reset value: 0x0000_0000




Bits	Fields	Descriptions
31:15	Reserved	Forced by hardware to 0.
14	LMEN	LIN mode enable 0: LIN mode disabled 1: LIN mode enabled This bit field can not be written when the USART is enabled (UEN=1)
13:12	STB[1:0]	STOP bits length 00: 1 Stop bit 01: 0.5 Stop bits 10: 2 Stop bits 11: 1.5 Stop bit This bit field can not be written when the USART is enabled (UEN=1)
11	CKEN	CK pin enable 0: CK pin disabled 1: CK pin enabled This bit field can not be written when the USART is enabled (UEN=1) This bit is not available for UART4/5/7/8.
10	CPL	Clock polarity 0: Steady low value on CK pin outside transmission window in synchronous mode. 1: Steady high value on CK pin outside transmission window in synchronous mode. This bit field can not be written when the USART is enabled (UEN=1) This bit is not available for UART4/5/7/8.
9	CPH	Clock phase

0: The first clock transition is the first data capture edge in synchronous mode.
 1: The second clock transition is the first data capture edge in synchronous mode.
 This bit field can not be written when the USART is enabled (UEN=1)
 This bit is not available for UART4/5/7/8.

8	LBCP	<p>Last bit clock pulse</p> <p>0: The clock pulse of the last data bit (MSB) is not output to the CK pin in synchronous mode</p> <p>1: The clock pulse of the last data bit (MSB) is output to the CK pin in synchronous mode</p> <p>This bit field can not be written when the USART is enabled (UEN=1)</p> <p>This bit is not available for UART4/5/7/8.</p>
7	Reserved	Forced by hardware to 0
6	LBDIE	<p>LIN break detection interrupt enable</p> <p>0: LIN break detection interrupt is disabled</p> <p>1: An interrupt will occur whenever the LBDF bit is set in USART_STR.</p>
5	LBDL	<p>LIN break detection length</p> <p>0: 10 bit break detection</p> <p>1: 11 bit break detection</p> <p>This bit field can not be written when the USART is enabled (UEN=1)</p>
4	Reserved	Forced by hardware to 0
3:0	ADD[3:0]	<p>Address of the USART node</p> <p>This is used in multiprocessor communication during mute mode, for wake up with addressmark detection.</p>

17.4.6. USART control register 3 (USART_CTLR3)

Address offset: 0x14
 Reset value: 0x0000_0000



Bits	Fields	Descriptions
31:23	Reserved	Forced by hardware to 0.
10	CTSIE	CTS interrupt enable

		0: CTS interrupt is disabled 1: An interrupt will occur whenever the CTS bit is set in USART_STR. This bit is not available for UART4/5/7/8.
9	CTSEN	CTS enable 0: CTS hardware flow control disabled 1: CTS hardware flow control enabled This bit field can not be written when the USART is enabled (UEN=1). This bit is not available for UART4/5/7/8.
8	RTSEN	RTS enable 0: RTS hardware flow control disabled 1: RTS hardware flow control enabled, data can be requested only when there is space in the receive buffer. This bit field can not be written when the USART is enabled (UEN=1) This bit is not available for UART4/5/7/8.
7	DENT	DMA enable for transmission 0: DMA mode is disabled for transmission 1: DMA mode is enabled for transmission
6	DENR	DMA enable for reception 0: DMA mode is disabled for reception 1: DMA mode is enabled for reception
5	SCEN	Smartcard mode enable 0: Smartcard Mode disabled 1: Smartcard Mode enabled This bit field can not be written when the USART is enabled (UEN=1) This bit is not available for UART4/5/7/8.
4	NACK	NACK enable in Smartcard mode 0: Disable NACK transmission when parity error 1: Enable NACK transmission when parity error This bit field can not be written when the USART is enabled (UEN=1) This bit is not available for UART4/5/7/8.
3	HDEN	Half-duplex enable 0: Half duplex mode is disabled 1: Half duplex mode is enabled This bit field can not be written when the USART is enabled (UEN=1)
2	IRLP	IrDA low-power 0: Normal mode 1: Low-power mode This bit field can not be written when the USART is enabled (UEN=1)
1	IREN	IrDA mode enable

0: IrDA disabled
 1: IrDA enabled
 This bit field can not be written when the USART is enabled (UEN=1)
 This bit is reserved in USART2


0 ERIE Error interrupt enable in multibuffer Communication
 0: Error interrupt disabled
 1: An interrupt will occur whenever the FE bit or the ORE bit or the NE bit is set in USART_STR in multibuffer communication.

17.4.7. USART guard time and prescaler register (USART_GTPR)

Address offset: 0x1C

Reset value: 0x0000_0000

This register can not be written when the USART is enabled (UEN=1)



Bits	Fields	Descriptions
31:16	Reserved	Forced by hardware to 0.
15:8	GT[7:0]	Guard time value in Smartcard mode These bits are not available for UART4/5/7/8.


7:0 PSC[7:0] Prescaler value for dividing the system clock to achieve the low-power frequency in IrDA Low-power mode. The division factor is the prescaler value.
 00000000: Reserved - do not program this value
 00000001: divides the source clock by 1
 00000010: divides the source clock by 2
 ...
 Prescaler value in IrDA normal mode
 00000001: can be set this value only
 Prescaler value for dividing the system clock in smartcard mode, the division factor is twice as the prescaler value.
 00000: Reserved - do not program this value
 00001: divides the source clock by 2
 00010: divides the source clock by 4
 00011: divides the source clock by 6
 ...

17.4.8. USART control register 4 (USART_CTLR4)

Address offset: 0x80

Reset value: 0x0000_0000

This register is not available for UART4/5/7/8.



Bits	Fields	Descriptions
31:12	Reserved	Forced by hardware to 0.
11	MSBF	Most significant bit first 0: data is transmitted/received with the LSB first. 1: data is transmitted/received with the MSB first. This bit field can not be written when the USART is enabled (UE=1)
10	DINV	Data bit level inversion 0: Data bit signal values are not inverted. 1: Data bit signal values are inverted. This bit field can not be written when the USART is enabled (UE=1)


9	TINV	TX pin level inversion 0: TX pin signal values are not inverted. 1: TX pin signal values are inverted. This bit field can not be written when the USART is enabled (UE=1)
8	RINV	RX pin level inversion 0: RX pin signal values are not inverted. 1: RX pin signal values are inverted. This bit field can not be written when the USART is enabled (UE=1)
7:6	Reserved	Forced by hardware to 0.
5	EBIE	Interrupt enable bit of end of block flag 0: Generate interrupt when EBF bit of USART_STR2 register is set 0: Not generate interrupt when EBF bit of USART_STR2 register is set
4	RTIE	Interrupt enable bit of receive timeout flag 0: Generate interrupt when RTF bit of USART_STR2 register is set 0: Not generate interrupt when RTF bit of USART_STR2 register is set
3:1	SCRTNUM[2:0]	Smartcard auto-retry number In smartcard mode, these bits specify the number of retries in transmit and receive. In transmission mode, a transmission error (FE bit set) will occur after this number of automatic retransmission retries. In reception mode, reception error (RBNE and PE bits set) will occur after this number or erroneous reception trials. When these bits are configured as 0x0, there will be no automatic retransmission in transmit mode.
0	RTEN	Receiver timeout enable 0: Receiver timeout function disabled. 1: Receiver timeout function enabled.

17.4.9. USART receiver timeout register (USART_RTR)

Address offset: 0x84

Reset value: 0x0000_0000

This register is not available for UART4/5/7/8.



Bits	Fields	Descriptions
------	--------	--------------


31:24	BL[7:0]	<p>Block Length</p> <p>These bits specify the block length in Smartcard T=1 Reception. Its value equals the number of information characters + the length of the Epilogue Field (1-LEC/2-CRC) - 1. This value, which must be programmed only once per received block, can be programmed after the start of the block reception (using the data from the LEN character in the Prologue Field). The block length counter is reset when TBE=0 in Smartcard mode.</p> <p>In other modes, when REN=0 (receiver disabled) and/or when the EBF bit of USART_STR2 is written to 0, the Block length counter is reset.</p>
23:0	RT[23:0]	<p>Receiver timeout threshold</p> <p>These bits are used to specify receiver timeout value in terms of number of baud clocks.</p> <p>In standard mode, the RTF flag is set if no new start bit is detected for more than the RT value after the last received character.</p> <p>In Smartcard mode, the CWT and BWT are implemented by this value. In this case, the timeout measurement is started from the start bit of the last received character.</p> <p>These bits can be written on the fly. The RTF flag will be set if the new value is lower than or equal to the counter. These bits must only be programmed once per received character.</p>

17.4.10. USART status register2 (USART_STR2)

Address offset: 0x88

Reset value: 0x0000_00C0

This register is not available for UART4/5/7/8.



Bits	Fields	Descriptions
31:17	Reserved	Forced by hardware to 0.
16	BSY	Busy flag 0: USART reception path is idle 1: USART reception path is working
15:13	Reserved	Forced by hardware to 0.
12	EBF	End of block flag 0: End of Block not reached 1: End of Block (number of characters) reached. An interrupt is generated if the

		EBIE=1 in the USART_CTLR2 register. Set by hardware when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4. Cleared by writing 0 to this bit.
11	RTF	Receiver timeout flag 0: Timeout value not reached 1: Timeout value reached without any data reception. An interrupt is generated if RTIE bit in the USART_CTLR2 register is set. Set by hardware when the RT value, programmed in the RTR register has lapsed without any communication. Cleared by writing 0 to this bit. The timeout corresponds to the CWT or BWT timings in Smartcard mode.
10:0	Reserved	Forced by hardware to 0.

18. MCU Debug (MCUDBG)

18.1. Introduction

The MCUDBG module helps debugger to debug low-power mode, TIMER, I2C, bxCAN, WWDG and IWDG. When corresponding bits are set, the MCUDBG module provides clock when in low-power mode or holds the state for timer, wwdg, iwdg, bxCAN or I2C.

18.2. Function description

18.2.1. Debug support for low-power mode

When STDBY_HOLD bit in MCUDBG control register (MCUDBG_CTLR) is set and entering the standby mode, the clock of AHB bus and system clock are provided by CK_HSI, and the debugger can debug in standby mode. When exiting the standby mode, a system reset generated.

When DEEPSLEEP_HOLD bit in MCUDBG control register (MCUDBG_CTLR) is set and entering the deepsleep mode, the clock of AHB bus and system clock are provided by CK_HSI, and the debugger can debug in stop mode.

When SLEEP_HOLD bit in MCUDBG control register (MCUDBG_CTLR) is set and entering the sleep mode, the clock of AHB bus for CPU are not closed, and the debugger can debug in sleep mode.

18.2.2. Debug support for timer, i2c,bxCAN, wwdg and iwdg

When the core halted and the corresponding bit in MCUDBG control register (MCUDBG_CTLR) is set, the following behaved:

For timer, the timer counters stopped and hold for debug.

For I2C, SMBUS timeout hold for debug.

For wwdg or iwdg, the counter clock stopped for debug.


For CAN, the receive register stopped counting for debug.

18.3. MCUDBG registers

18.3.1. MCUDBG ID code register (MCUDBG_IDR)

Address: 0xE004 2000

32 bits access, read only




Bits	Fields	Descriptions
31:0	ID_CODE	MCUDBG ID code register
These bits are read by software, These bits are unchanged constant		

18.3.2. MCUDBG control register (MCUDBG_CTLR)

Address offset: 0xE004 2004

Reset value: 0x0000 0000; power reset only



Bits	Fields	Descriptions
31	Reserved	
30	TIMER11_HOLD	Timer 11 hold register This bit is set and reset by software 0: no effect 1: hold the Timer 11 counter for debug when core halted
29	TIMER10_HOLD	Timer 10 hold register This bit is set and reset by software 0: no effect 1: hold the Timer 10 counter for debug when core halted
28	TIMER9_HOLD	Timer 9 hold register This bit is set and reset by software 0: no effect 1: hold the Timer 9 counter for debug when core halted

27	TIMER14_HOLD	Timer 14 hold register
		This bit is set and reset by software 0: no effect 1: hold the Timer 14 counter for debug when core halted
26	TIMER13_HOLD	Timer13 hold register
		This bit is set and reset by software 0: no effect 1: hold the Timer 13 counter for debug when core halted
25	TIMER12_HOLD	Timer 12 hold register
		This bit is set and reset by software 0: no effect 1: hold the Timer 12 counter for debug when core halted
24:22	Reserved	
21	CAN2_HOLD	CAN2 hold register
		This bit is set and reset by software 0: no effect 1: the receive register of CAN2 stops receiving data when core halted
20	TIMER8_HOLD	Timer 8 hold register
		This bit is set and reset by software 0: no effect 1: hold the Timer 8 counter for debug when core halted
19	TIMER7_HOLD	Timer 7 hold register
		This bit is set and reset by software 0: no effect 1: hold the Timer 7 counter for debug when core halted
18	TIMER6_HOLD	Timer 6 hold register
		This bit is set and reset by software 0: no effect 1: hold the Timer 6 counter for debug when core halted
17	TIMER5_HOLD	Timer 5 hold register
		This bit is set and reset by software 0: no effect 1: hold the Timer 5 counter for debug when core halted
17	TIMER5_HOLD	Timer 5 hold register
		This bit is set and reset by software

		0: no effect 1: hold the Timer 5 counter for debug when core halted
16	I2C2_HOLD	I2C2 hold register This bit is set and reset by software 0: no effect 1: hold the I2C2 SMBUS timeout for debug when core halted
15	I2C1_HOLD	I2C1 hold register This bit is set and reset by software 0: no effect 1: hold the I2C1 SMBUS timeout for debug when core halted
14	CAN1_HOLD	CAN1 hold register This bit is set and reset by software 0: no effect 1: the receive register of CAN1 stops receiving data when core halted
13	TIMER4_HOLD	Timer 4 hold register This bit is set and reset by software 0: no effect 1: hold the Timer 4 counter for debug when core halted
12	TIMER3_HOLD	Timer 3 hold register This bit is set and reset by software 0: no effect 1: hold the Timer 3 counter for debug when core halted
11	TIMER2_HOLD	Timer 2 hold register This bit is set and reset by software 0: no effect 1: hold the Timer 2 counter for debug when core halted
10	TIMER1_HOLD	Timer 1 hold register This bit is set and reset by software 0: no effect 1: hold the Timer 1 counter for debug when core halted
9	WWDG_HOLD	WWDG hold register This bit is set and reset by software 0: no effect 1: hold the wwdg counter clock for debug when core halted
8	IWDG_HOLD	IWDG hold register

		<p>This bit is set and reset by software</p> <p>0: no effect</p> <p>1: hold the iwdg counter clock for debug when core halted</p>
7:6	TRACE_MODE[1:0]	<p>Trace pin allocation mode</p> <p>This bit is set and reset by software</p> <p>00: Trace pin used in asynchronous mode</p> <p>01: Trace pin used in synchronous mode and the data length is 1</p> <p>10: Trace pin used in synchronous mode and the data length is 2</p> <p>11: Trace pin used in synchronous mode and the data length is 4</p>
5	TRACE_IOEN	<p>Trace pin allocation enable</p> <p>This bit is set and reset by software</p> <p>0: Trace pin allocation disable</p> <p>1: Trace pin allocation enable</p>
4:3	Reserved	
2	STDBY_HOLD	<p>Standby mode hold register</p> <p>This bit is set and reset by software</p> <p>0: no effect</p> <p>1: At the standby mode, the system clock and HCLK are provided by CK_HSI, a system reset generated when exit stanby mode</p>
1	DEEPSLEEP_HOLD	<p>Deepsleep mode hold register</p> <p>This bit is set and reset by software</p> <p>0: no effect</p> <p>1: At the deepsleep mode, the system clock and HCLK are provided by CK_HSI</p>
0	SLEEP_HOLD	<p>Sleep mode hold register</p> <p>This bit is set and reset by software</p> <p>0: no effect</p> <p>1: At the sleep mode, the HCLK is on</p>

19. Real-time Clock(RTC)

19.1. Introduction

The RTC is usually used as a clock-calendar. The RTC circuits are located in two power supply domains. The ones in the Backup Domain consist of a 32-bit up-counter, an alarm, a prescaler, a divider and the RTC clock configuration register. That means the RTC settings and time are kept when the device resets or wakes up from Standby mode. While the circuits in the VDD domain only include the APB1 interface and a control register. In the following sections, the details of the RTC function will be described.

19.2. Main feature

- 32-bit programmable counter for counting elapsed time
- Programmable prescaler:
 - Division factor up to 2^{20}
- Separate clocks:
 - PCLK1 clock
 - RTC clock (must be at least 4 times slower than the PCLK1 clock)
- RTC clock source:
 - HSE clock divided by 128
 - LSE oscillator clock
 - LSI oscillator clock
- Maskable interrupt source:
 - Alarm interrupt
 - Seconds interrupt
 - Overflow interrupt

19.3. Function Description


19.3.1. RTC overview

The RTC includes two major units, APB1 Interface and RTC Core.

APB1 Interface is connect with the APB1 bus. It includes a set of 16-bit registers, can be read or write from APB1 bus. In order to interface with the APB1 bus, the APB1 interface is clocked by the APB1 bus clock.

RTC Core includes two major blocks. One is the RTC prescaler block, which generates the RTC time base TR_CLK. TR_CLK can be programmed to have a period of up to 1 second. RTC prescaler block includes a 20-bit programmable divider (RTC Prescaler). If Second Interrupt is enabled in the RTC_CTLR register, the RTC will generates an interrupt in every TR_CLK period. Another block is a 32-bit programmable counter, which can be initialized with the value of current system time. If alarm interrupt is enabled in the RTC_CTLR register, the RTC will generate an alarm interrupt when the system time equals programmable date (stored in the RTC_ALRMR register),

Figure 19-1 Block diagram of RTC



19.3.2. RTC reset

The APB1 interface and the RTC_CTLR register are reset by system reset. The RTC Core (Prescaler, Divider, Counter and Alarm) is reset only by a Backup domain reset.

Steps to enable access to the Backup registers and the RTC after reset are as follows:

1. Set the PWREN and BKPEN bits in the RCC_APB1CCR register to enable the power and backup interface clocks;
2. Enable access to the Backup registers and RTC by setting the DBP bit in the Power Control Register (PWR_CR).

19.3.3. RTC reading

The APB1 Interface and RTC Core are located in two different power supply domains.

In the RTC Core, only counter and divider registers are readable registers. And the values in the two registers and the RTC flags are internally updated at each rising edge of the RTC clock, which is resynchronized by the APB1 clock.

When the APB1 interface is immediately enabled from a disable state, the read operation is not recommended, for the first internal update of the registers has not finished. That means, when a system reset, power reset, waking up from Standby mode or Stop mode occurs, the APB1 interface was disabled, but the RTC core has been kept running. In these cases, the correct read operation should first clear the RSF bit in the RTC_CTLR register and wait for it to be set by hardware. While WFI and WFE have no effects on the RTC APB1 interface..

19.3.4. RTC configuration

The RTC_PLR, RTC_CNT and RTC_ALRMR registers in the RTC Core are writable. The values can be set only when the peripheral enter Configuration Mode. And the CMF bit in the RTC_CTLR register is used to indicate the Configuration Mode status. The write operation executes when the peripheral exit Configuration Mode, and it takes at least three RTCCLK cycles to complete. The value of the LWOFF bit in the RTC_CTLR register goes to '1', if the write operation finished. The new write operation should wait for the previous one finished.

The configuration steps are as follows:

1. Wait until the value of LWOFF bit in the RTC_CTLR register goes to '1';
2. Enter Configuration mode by Set the CMF bit in the RTC_CTLR register;
3. Write to the RTC registers;
4. Exit Configuration mode by clear the CMF bit in the RTC_CTLR register;
5. Wait until the value of LWOFF bit in the RTC_CTLR register goes to '1'.

19.3.5. RTC flag assertion

Before the update of the RTC Counter, the RTC Second flag (SF) is asserted on each RTCCLK cycle.

Before the counter increased by one equals the RTC Alarm value which stored in the Alarm register, the RTC Alarm flag (AF) is asserted on the last RTCCLK cycle.

Before the counter equals 0x0, the RTC Overflow flag (OVF) is asserted on the last RTCCLK cycle.

The RTC Alarm and Second flag write operation must be synchronized by using either of the

following sequences:

- Use the RTC alarm interrupt and update the RTC Alarm and/or RTC Counter registers inside the RTC interrupt routine;
- Update the RTC Alarm and/or the RTC Counter registers after the SF bit to be set in the RTC Control register.

Figure 19-2 RTC second and alarm waveform example (PR = 3, ALARM = 2)





Figure 19-3 RTC second and overflow waveform example (PR = 3)



19.4. RTC Register

19.4.1. RTC control register1(RTC_CTLR1)

Address offset : 0x00

Reset value: 0x0000


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved													OVIE	AIE	SIE

Bits	Fields	Descriptions
15:3	Reserved	Forced by hardware to 0.
2	OVIE	Overflow interrupt enable 0: Disable overflow interrupt 1: Enable overflow interrupt
1	AIE	Alarm interrupt enable 0: Disable alarm interrupt 1: Enable alarm interrupt
0	SIE	Second interrupt enable 0: Disable second interrupt . 1: Enable second interrupt

19.4.2. RTC control register2(RTC_CTLR2)

Address offset : 0x04

Reset value :0x0020



Bits	Fields	Descriptions
15:6	Reserved	Forced by hardware to 0.
5	LWOFF	Last write operation finished flag 0: Last write operation on RTC registers did not finished. 1: Last write operation on RTC registers finished. Only readable
4	CMF	Configuration mode flag 0: Exit configuration mode. 1: Enter configuration mode.
3	RSF	Registers synchronized flag 0: Registers not yet synchronized with the APB1 clock. 1: Registers synchronized with the APB1 clock. Readable and can be written to 0 only
2	OVF	Overflow flag 0: Overflow event not detected 1: Overflow event detected. An interrupt will occur if the OVIE bit is set in RTC_CTRL1. Set by hardware when the counter overflows.


readable and can be written to 0 only

1	AF	<p>Alarm flag</p> <p>0: Alarm event not detected</p> <p>1: Alarm event detected. An interrupt will occur if the AIE bit is set in RTC_CTRL1. And the RTC Alarm interrupt will occur if the EXTI 17 is enabled in interrupt mode.</p> <p>Set by hardware when the counter value reaches the value of RTC_ALRMR.</p> <p>readable and can be written to 0 only</p>
0	SF	<p>Second flag</p> <p>0: Second event not detected.</p> <p>1: Second event detected. An interrupt will occur if the SIE bit is set in RTC_CTRL1.</p> <p>Set by hardware when the divider reload the value in RTC_PLR, thus incrementing the RTC counter.</p> <p>readable and can be written to 0 only</p>

19.4.3. RTC prescaler load register1 (RTC_PLR1)

Address offset: 0x08

Reset value: 0x0000




Bits	Fields	Descriptions
15:4	Reserved	Forced by hardware to 0.
3:0	PLR[19:16]	RTC prescaler value high

19.4.4. RTC prescaler load register2(RTC_PLR2)

Address offset: 0x0C

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	PLR[15:0]	<p>RTC prescaler value low</p> <p>The frequency of TR_CLK is the RTCCLK frequency divided by (PRL[19:0]+1).</p>

32768 = 0x8000

19.4.5. RTC prescaler divider register1 (RTC_PREDIV1)

Address offset: 0x10

Reset value: 0x0000




Bits	Fields	Descriptions
15:4	Reserved	Forced by hardware to 0.
3:0	PREDIV[19:16]	RTC divider value high

19.4.6. RTC prescaler divider register2 (RTC_PREDIV2)

Address offset: 0x14

Reset value: 0x8000




Bits	Fields	Descriptions
15:0	PREDIV[15:0]	RTC divider value low The RTC divider register is reloaded by hardware when the RTC prescaler or RTC counter register updated.

19.4.7. RTC counter register1(RTC_CNT1)

Address offset: 0x18

Reset value: 0x0000




Bits	Fields	Descriptions
------	--------	--------------

15:0 CNT[31:16] RTC counter value high

19.4.8. RTC counter register2 (RTC_CNT2)

Address offset: 0x1C

Reset value: 0x0000




Bits	Fields	Descriptions
15:0	CNT[15:0]	RTC counter value low

19.4.9. RTC alarm register1(RTC_ALRMR1)

Address offset: 0x20

Reset value: 0xFFFF




Bits	Fields	Descriptions
15:0	ALRMR[31:16]	RTC alarm value high

19.4.10. RTC alarm register2 (RTC_ALAMR2)

Address offset: 0x24

Reset value: 0xFFFF



Bits	Fields	Descriptions
15:0	ALRMR[15:0]	RTC alarm value low

20. External memory controller (EXMC)

20.1. Introduction

The EXMC is an abbreviation of external memory controller. EXMC module is mainly used to access a variety of external memories, such as SRAM, ROM, NOR Flash, PSRAM and NAND Flash and PC card and SDRAM etc. This module can provide a channel for internal CPUs and other bus master peripherals to access the external memories, but also can produce the appropriate access timing for the external memory. EXMC module is divided into many banks, and each bank supports a particular type of memory, and the user can control the bank's external memory by configuring registers of the relevant bank.

20.2. Main feature


- Supported external memory:
 - SRAM
 - PSRAM/SQPI-PSRAM
 - ROM
 - Nor Flash
 - 8-bit or 16-bit NAND Flash
 - 16-bit PC Card
 - Synchronous DRAM(SDRAM)
- Conversion interface between the AHB bus and the external device protocol
- Offer a variety of programmable timing parameters to meet user specific needs
- Each bank has a separate chip-select signal which can be configured independently
- Support independent configuration of reading and writing operation timing for some devices
- Provide ECC calculating hardware module for NAND Flash memory block
- Provide 8-bit or 16-bit or 32-bit data bus
- Support address and data bus multiplexing for NOR Flash and PSRAM
- For some devices, write enable signal and byte select signal can be provided
- Automatic split AHB transaction if AHB bus data size is greater than external memory data size

20.3. Function description

20.3.1. EXMC Architecture

EXMC module includes six parts: AHB bus interface, EXMC configuration registers, NOR Flash memory controller, NAND Flash and PC Card controller, SDRAM controller, external device interface. Reference clock of EXMC module is the AHB clock (HCLK).

Figure 20-1 The EXMC block diagram



20.3.2. Basic regulation of EXMC access

EXMC provides the conversion interface between AHB bus and external device protocol. 32-bit of AHB read or write accesses can be split into several consecutive 8-bit or 16-bit read or write operations. In the process of transferring data, AHB access data width and memory data width may not be the same. In order to ensure consistency of data transmission, EXMC's read and write accesses follow the basic regulation.

- The data width of AHB bus is equal to the memory data width

There is no issue in this case.

- The data width of AHB bus is greater than memory

The AHB accesses are automatically split into several contiguous memory data width of the transmission.

- The data width of AHB bus is smaller than memory.

If the external memory devices have the byte selection function, such as SRAM, ROM, PSRAM, SDRAM, they can access the corresponding bytes through their byte lane NBL [3: 0]. Otherwise, write operation is not allowed, but read is allowed. (See Table 20-5)

20.3.3. External device address mapping

Figure 20-2 EXMC memory banks

Address	Banks	Supported memory type
0x6000 0000	Bank1(4x64M)	NOR/PSRAM SQPI-PSRAM
0x6FFF FFFF		
0x7000 0000		
0x7FFF FFFF		
0x8000 0000	Bank2(256M)	NAND
0x8FFF FFFF	Bank3(256M)	
0x9000 0000	Bank4(256M)	PC Card
0x9FFF FFFF		
0xC000 0000	Bank5(256M)	SDRAM
0xCFFF FFFF		
0xD000 0000	Bank6(256M)	
0xDFFF FFFF		

EXMC external memory can be divided into many banks. Each bank is 256 Mbytes. The first bank (Bank1) is divided into four regions, and each region is 64 Mbytes. Bank2 and bank3 each is divided into two sections, which are attribute memory space and common memory space. Bank4 is divided into three sections, which are attribute memory space, common

memory space and I/O memory space.

Each bank or region has a separate chip-select control signal, and also can be independently configured.

Bank1 is used for access to NOR or PSRAM devices.

Bank2 and bank3 are used to connect NAND Flash, and each bank can connect a NAND Flash only.

Bank4 is used for connecting a PC card.

Bank5 and Bank6 are used for connecting Synchronous DRAM(SDRAM).

NOR/PSRAM address mapping

Figure 20-3 reflects the four regions of bank1 address mapping. Internal AHB address lines HADDR [27:26] bit are used to select one of the four regions.

Figure 20-3 Four regions of bank1 address mapping

HADDR[27:26]	Address	Banks	Supported memory type
00	0x60000000	Region1	NOR/PSRAM1 SQPI-PSRAM
	0x63FF FFFF 0x64000000		
01	0x67FF FFFF 0x68000000	Region2	NOR/PSRAM2
10	0x6BFF FFFF 0x6C000000	Region3	NOR/PSRAM3
11	0x6FFF FFFF	Region4	NOR/PSRAM4

HADDR is the byte address whereas the external memory may not be accessed by byte, so address inconsistencies will be caused. But according to specific rules, EXMC can adjust HADDR to accommodate the data width of the external memory.

- The data width of the external memory is 8-bits

The HADDR [25: 0] is connected to EXMC_A [25: 0] and then the EXMC_A [25: 0] is connected to the external memory address lines.

- The data width of the external memory is 16-bits

That is, the memory will be accessed by half-word address. HADDR byte address should be converted to half-word address by connecting the HADDR [25:1] with

EXMC_A [24:0]. Then the EXMC_A is connected to the external memory address lines.

Wrap access support for NOR/PSRAM

NOR / PSRAM Flash wrap data access based on different access methods can be divided into synchronous and asynchronous mode wrap access.

■ Synchronous mode

Synchronous mode wrap data access can be divided into linear and nonlinear wrap data access.

For linear wrap data access, EXMC address signal is given only once, then burst data is transmitted in sequence according to the clock signal CLK. That fixed number of data words can be read from the continuous address which is mode for N (The value of N is 8 or 16 commonly, and it is set by configuring the NOR Flash memory register). In the case, the mode of the memory wrap data access can be the same as the AHB. For nonlinear wrap data access, the wrap access requests are split into two consecutive access operations.


■ Asynchronous mode

For asynchronous mode, there is no issue in this case as long as each data access has accurate address.

NAND/PC Card address mapping

Bank2 and bank3 each can be used to access NAND Flash, and bank4 can be used to access the PC card. Each bank is divided into several memory spaces as shown in Figure 20-4.


Figure 20-4 NAND/PC Card address mapping



NAND address mapping

For NAND FLASH, Common space and attribute space in the low 256K bytes of bank2 or bank3 space can be divided into three sections. Figure 20-5 is a partition diagram of bank2 common space. The attribute space of bank2, the common space and attribute space of bank3 are divided as well.

Figure 20-5 Diagram of bank2 common space




HADDR [17:16] bit are used to select one of the three area. HADDR [17:16]=00 selects the data area, HADDR[17:16]=01 selects the command area, and HADDR[17:16]=1X selects the address area. Application software uses the 3 area to access NAND FLASH. Operating rules are as follows:

- 1) Send a command to NAND FLASH memory: Software writes commands in the command area.
- 2) Specified the NAND FLASH operation address: Software writes the operation address in the address area. If the number of operation address bytes is excessive, the process of writing operation address should be split into several consecutive writes in the address section.
- 3) Read or write the data to NAND FLASH: The software reads or writes the data from or to NAND Flash data area. Since the NAND Flash memory will increase the operation address automatically, there is no need to increase the address of the data section manually to access consecutive memory locations.

SDRAM address mapping

The HADDR [28] bit (internal AHB address line 28) is used to select one of the two memory banks as indicated in Figure 20-6.

Figure 20-6 SDRAM address mapping



The following table shows SDRAM mapping for an 13-bit row and a 11-bit column configuration.

Table 20-1 SDRAM mapping

Memory width	Internal bank	Row address	Column address	Maximum memory capacity
8-bit	HADDR[25:24]	HADDR[23:11]	HADDR[10:0]	64 Mbytes: 4 x 8K x 2K
16-bit	HADDR[26:25]	HADDR[24:12]	HADDR[11:1]	128 Mbytes: 4 x 8K x 2K x 2
32-bit	HADDR[27:26]	HADDR[25:13]	HADDR[12:2]	256 Mbytes: 4 x 8K x 2K x 4

20.3.4. NOR Flash/PSRAM controller

NOR/PSRAM memory controller of EXMC module can control the bank1, and bank 1 supports NOR Flash, PSRAM, SRAM, ROM, honeycomb RAM external memory, etc. EXMC outputs an chip-select signal for each region . In bank1 the chip-select signal is NE [x], which is used for chip selection in four region s, and the other signals are shared. Each region has special registers.Only region 1 supports the SQPI-PSRAM memory in bank 1.

Note:

In asynchronous mode, all output signals of controller will change on the rise edge of internal AHB bus clock (HCLK).

In synchronous mode, all output data of controller will change on the fall edge of external memory device clock (EXMC_CLK).

NOR/PSRAM memory device interface function

Table 20-2 NOR Flash interface signals function

EXMC Pin	Direction	Mode	Functional description
CLK	Output	Sync	Clock signal for sync
Non-muxed A[25:0]	Output	Async/Sync	Address bus signal
Muxed A[25:16]			
D[15:0]	Input/output	Async/Sync (muxed)	Address/Data bus
	Input/output	Async/Sync (non-muxed)	Data bus
NE[x]	Output	Async/Sync	Chip selection, x=1/2/3/4
NOE	Output	Async/Sync	Read enable
NWE	Output	Async/Sync	Write enable
NWAIT	Input	Async/Sync	Wait input signal
NL(NADV)	Output	Async/Sync	Latch enable (memory signal name: NADV)

Table 20-3 PSRAM no-muxed signal function

EXMC Pin	Direction	Mode	Functional description
CLK	Output	Sync	Clock signal for sync
A[25:0]	Output	Async/Sync	Address Bus
D[15:0]	Input/output	Async/Sync	Data Bus
NE[x]	Output	Async/Sync	Chip selection, x=1/2/3/4
NOE	Output	Async/Sync	Read enable
NWE	Output	Async/Sync	Write enable
NWAIT	Input	Async/Sync	Wait input signal
NL(NADV)	Output	Async/Sync	Latch enable (address valid enable, NADV)

NBL[1]	Output	Async/Sync	Upper byte enable
NBL[0]	Output	Async/Sync	Lower byte enable

Table 20-4 SQPI-PSRAM signal function

EXMC Pin	Direction	Mode	Function
CLK	Output	Sync	Clock
NE[1]	Output	Sync	Chip selection, low active
D[0]	Input/Output	Sync	Data signal and Command signal
D[1]	Input/Output	Sync	Data signal in SPI/SQPI/QPI mode
D[3:2]	Input/Output	Sync	Data signal in SQPI/QPI mode

Supported memory access mode

Table below displays an example of the supported devices, access modes and transactions when the memory data bus is 16-bit for NOR, PSRAM and SRAM.

Table 20-5 EXMC bank 1 supports all transactions

Memory	Access Mode	R/W	AHB Transaction Size	Memory Transaction Size	Comments
NOR Flash	Async	R	8	16	
	Async	R	16	16	
	Async	W	16	16	
	Async	R	32	16	Split into 2 EXMC accesses
	Async	W	32	16	Split into 2 EXMC accesses
	Sync	R	16	16	
	Sync	R	32	16	
PSRAM	Async	R	8	16	
	Async	W	8	16	Use of byte lanes NBL[1:0]
	Async	R	16	16	
	Async	W	16	16	
	Async	R	32	16	Split into 2 EXMC accesses
	Async	W	32	16	Split into 2 EXMC accesses
	Sync	R	16	16	
	Sync	R	32	16	
	Sync	W	8	16	Use of byte lanes NBL[1:0]
	Sync	W	16	16	
	Sync	W	32	16	Split into 2 EXMC accesses
SRAM and ROM	Async	R	8	8	
	Async	R	8	16	
	Async	R	16	8	Split into 2 EXMC accesses
	Async	R	16	16	
	Async	R	32	8	Split into 4 EXMC accesses

	Async	R	32	16	Split into 2 EXMC accesses
	Async	W	8	8	
	Async	W	8	16	Use of byte lanes NBL[1:0]
	Async	W	16	8	
	Async	W	16	16	
	Async	W	32	8	
	Async	W	32	16	

NOR Flash/PSRAM controller timing

EXMC provides various programmable timing parameters and timing models for SRAM, ROM, PSRAM, NOR Flash and other external static memory to meet different types of memory and user requirement.

Table 20-6 NOR / PSRAM controller timing parameters

Parameter	Function	Access mode	Unit	Min	Max
CDIV	Sync Clock divide ratio	Sync	HCLK	2	16
DLAT	Data latency	Sync	CLK	2	17
BUSLAT	Bus latency	Async/Sync read	HCLK	1	16
DST	Data setup time	Async	HCLK	2	256
AHT	Address hold time	Async(muxed)	HCLK	1	16
AST	Address setup time	Async	HCLK	1	16

Table 20-7 EXMC timing models

Timing model	Description	Timing parameter
Async	Mode 1	SRAM/CRAM
	Mode A	SRAM/PSRAM (CRAM) OE toggling timing
	Mode 2	NOR FLASH read and write timing consistently
	Mode B	NOR FLASH read and write timing independently
	Mode C	NOR FLASH OE toggling timing
	Mode D	Address hold time delay timing
	Muxed mode	NOR FLASH address / data multiplexed timing
Sync burst	According to the synchronous clock CLK read multiple consecutive address data	DLAT, CDIV

As shown in Table 20-7, EXMC module NOR Flash / PSRAM controller can provide a variety of timing model. The user can modify the parameters listed in Table 20-6 to make them suitable for different type of external memory timings and to meet user requirements. When extended mode is enabled, reading and writing will be configured to separate timing. In other words, it is possible to mix modes A, B, C and D in read and write.

Asynchronous access timing diagram

Mode 1 - SPRAM/CRAM

Figure 20-7 Mode 1 read access




Figure 20-8 Mode 1 write access




Table 20-8 Mode 1 related registers configuration

EXMC_SCTLRx

Bit Position	Bit Name	Reference Setting Value
31-16		0x0000
15	ASYNWAIT	Depends on memory
14-10		0x0
9	WSIGP	Meaningful only when the bit 15 is set to 1
8-6		0x0
5-4	EMWID	Depends on memory
3-2	EMTYP	Depends on memory
1	MULEN	0x0
0	BAKEN	0x1
EXMC_STRx		
31-16		0x0000
15-8	DHT	Depends on memory and user
7-4	AHT	0x0
3-0	AST	Depends on memory and user

Mode A - SRAM/PSRAM(CRAM) OE toggling

Figure 20-9 Mode A read access




Figure 20-10 Mode A write access




Table 20-9 Mode A related registers configuration

EXMC_SCTLRx		
Bit Position	Bit Name	Reference Setting Value
31-16		0x0000
15	ASYNWTEN	Depends on memory
14	EXMODEN	0x1
13-10		0x0
9	WSIGP	Meaningful only when the bit 15 is set to 1
8-6		0x0
5-4	EMWID	Depends on memory
3-2	EMTYP	Depends on memory
1	MULEN	0x0
0	BAKEN	0x1
EXMC_STRx(Read)		
31-30		0x0000
29-28	ASYNMOD	00
15-8	DHT	Depends on memory and user
7-4	AHT	0x0
3-0	AST	Depends on memory and user
EXMC_SWTRx(Write)		
31-30		0x0000
29-28	ASYNMOD	00
15-8	DHT	Depends on memory and user

7-4	AHT	0x0
3-0	AST	Depends on memory and user

Mode 2/B—NOR FLASH

Figure 20-11 Mode 2/B read access




Figure 20-12 Mode 2 write access




Figure 20-13 Mode B write access




Table 20-10 Mode 2/B related registers configuration

EXMC_SCTLRx(Mode 2, Mode B)		
Bit Position	Bit Name	Reference Setting Value
31-16		0x0000
15	ASYNWTEN	Depends on memory
14	EXMODEN	Mode 2: 0x0, Mode B: 0x1
13-10		0x0
9	WSIGP	Meaningful only when the bit 15 is set to 1
8-7		0x0
6	NOREN	0x1
5-4	EMWID	Depends on memory
3-2	EMTYP	10, NOR FLASH
1	MULEN	0x0
0	BAKEN	0x1
EXMC_STRx(Read and write in mode 2, read in mode B)		
31-30		0x0000
29-28	ASYNMOD	Mode B:01
15-8	DHT	Depends on memory and user
7-4	AHT	0x0
3-0	AST	Depends on memory and user
EXMC_SWTRx(Write in mode B)		
31-30		0x0000
29-28	ASYNMOD	Mode B:01

15-8	DHT	Depends on memory and user
7-4	AHT	0x0
3-0	AST	Depends on memory and user

Mode C - NOR FLASH OE toggling

Figure 20-14 Mode C read access




Figure 20-15 Mode C write access




Table 20-11 mode C related registers configuration

EXMC_SCTLRx		
Bit Position	Bit Name	Reference Setting Value
31-16		0x0000
15	ASYNWT	Depends on memory
14	EXMODEN	0x1
13-10		0x0
9	WSIGP	Meaningful only when the bit 15 is set to 1
8-7		0x0
6	NOREN	0x1
5-4	EMWID	Depends on memory
3-2	EMTYP	10, NOR FLASH
1	MULEN	0x0
0	BAKEN	0x1
EXMC_STRx		
31-30		0x0000
29-28	ASYNMOD	Mode C: 10
15-8	DHT	Depends on memory and user
7-4	AHT	0x0
3-0	AST	Depends on memory and user
EXMC_SWTRx		
31-30		0x0000
29-28	ASYNMOD	Mode C: 10
15-8	DHT	Depends on memory and user
7-4	AHT	0x0
3-0	AST	Depends on memory and user

Mode D - asynchronous access with extended address

Figure 20-16 Mode D read access




Figure 20-17 Mode D write access




Table 20-12 Mode D related registers configuration

EXMC_SCTLRx

Bit Position	Bit Name	Reference Setting Value
31-16		0x0000
15	ASYNWTEN	Depends on memory
14	EXMODEN	0x1
13-10		0x0
9	WSIGP	Meaningful only when the bit 15 is set to 1
8-7		0x0
6	NOREN	Depends on memory
5-4	EMWID	Depends on memory
3-2	EMTYP	Depends on memory
1	MULEN	0x0
0	BAKEN	0x1
EXMC_STRx		
31-30		0x0000
29-28	ASYNMOD	Mode D: 11
15-8	DHT	Depends on memory and user
7-4	AHT	Depends on memory and user
3-0	AST	Depends on memory and user
EXMC_SWTRx		
31-30		0x0000
29-28	ASYNMOD	Mode D: 11
15-8	DHT	Depends on memory and user
7-4	AHT	Depends on memory and user
3-0	AST	Depends on memory and user

Multiplex mode - NOR FLASH address / data bus multiplexing

Figure 20-18 Multiplex mode read access




Figure 20-19 Multiplex mode write access




Table 20-13 multiplex mode related registers configuration

EXMC_SCTLRx		
Bit Position	Bit Name	Reference Setting Value
31-16		0x0000

15	ASYNWTEN	Depends on memory
14-10		0x0
9	WSIGP	Meaningful only when the bit 15 is set to 1
8-7		0x0
6	NOREN	0x1
5-4	EMWID	Depends on memory
3-2	EMTYP	10, NOR FLASH
1	MULEN	0x1
0	BAKEN	0x1
EXMC_STRx		
31-20		0x0000
19-16	BUSLAT	Depends on memory and user
15-8	DHT	Depends on memory and user
7-4	AHT	Depends on memory and user
3-0	AST	Depends on memory and user

Wait timing of asynchronous communication

Wait feature is controlled by the bit ASYNCWAIT in register EXMC_BCR. During the EXMC block accesses extern memory, the data setup phase will be automatically extended if the ASYNCWAIT bit is set. The extend time is calculated as below:

- If the memory wait signal is aligned to NOE/NWE:
 - DATA_SETUP time \geq MAX_WAIT_ASSERTION_TIME + 4HCLK
- If the memory wait signal is aligned to NE:
 - ◆ If MAX_WAIT_ASSERTION_TIME > (ADDRESS_PHASE + HOLD_PHASE)
 - DATA_SETUP time \geq (MAX_WAIT_ASSERTION_TIME - ADDRESS_PHASE - HOLD_PHASE) + 4HCLK
 - ◆ Otherwise
 - DATA_SETUP time \geq 4HCLK

Figure 20-20 Read access timing diagram under asy-wait signal assertion





Figure 20-21 Write access timing diagram under asy-wait signal assertion



Synchronous burst access mode

Relations of memory clock CLK and HCLK clock as follows:

$$\text{CLK} = \text{HCLK} / (\text{CDIV} + 1)$$

The CDIV is synchronous clock divider ratio, and the value is set by configuring CDIV bit of register EXMC_STRx.

Data latency and NOR flash latency

The data latency is the number of cycles to wait before sampling the data. The relationship between data latency and NOR flash latency as follows:

- Some NOR flashes latency is calculated
NOR flash latency = DLATE + 2
- Other NOR flashes latency is calculated include the NADV Low cycle:
NOR flash latency = DLATE + 3

Data wait

NWAIT signal enable: Configure WSIGEN bit of register EXMC_SCTLRx

NWAIT signal configuration: Configure WSIGCFG bit of register EXMC_SCTLRx

NWAIT signal polarity: Configure WSIGP bit of register EXMC_SCTLRx

In NOR Flash synchronous burst access mode, if the WSIGEN bit of EXMC_SCTLRx is set, NWAIT signal will be detected after the data latency. If the NWAIT signal detected is valid, wait cycles will be inserted until NWAIT becomes invalid.

- The valid polarity of NWAIT:
WSIGP= 1: valid level of NWAIT signal is high.
WSIGP= 0: valid level of NWAIT signal is low.
- In synchronous burst mode, NWAIT signal has two kinds of configurations:
WSIGCFG = 1: NWAIT signal is valid during the wait state.
WSIGCFG = 0: NWAIT signal is valid in one data cycle before the waiting state. This is the default state after reset.

During wait-state inserted via the NWAIT signal, the controller continues to send clock pulses to the memory, keep the chip select and output signals available, and ignore the invalid data signal.

Synchronous burst transmission

For synchronous burst transmission, if the needs data of AHB is 16-bit, EXMC will perform a burst transmission whose length is 1. If the needs data of AHB is 32-bit, EXMC will make the

transmission divided into two 16-bit transmissions, that is, EXMC performs a burst transmission whose length is 2.

Compared with asynchronous transmission, synchronous burst transmission is not the most effective transmission mode in efficiency. But a random asynchronous access also needs to take a long time to configure the memory access mode again. Users can select access mode according to their specific needs.

Synchronous burst read timing—NOR, PSRAM(CRAM)

Figure 20-22 Synchronous burst read timing




Table 20-14 Timing configurations of synchronous multiplexed read mode

EXMC_SCTLRx		
Bit Position	Bit Name	Reference Setting Value
31-15		0x0000
14	EXMODEN	0x0
13	WSIGEN	Depends on memory
12	WREN	0x0
11	WSIGCFG	Depends on memory
9	WSIGP	Depends on memory

8	BMODEN	0x1, burst read enable
6	NOREN	Depends on memory
5-4	EMWID	Depends on memory
3-2	EMTYP	Depends on memory, 01/10
1	MULEN	0x1, Depends on users
0	BAKEN	0x1
EXMC_STRx(Read)		
31-28		0x0000
27-24	SYNDHT	Data hold time
23-20	CDIV	The figure above: 0001, CLK=2HCLK
19-16	BUSLAT	No effect
15-0		No effect

Synchronous burst write timing—PSRAM(CRAM)

Figure 20-23 Synchronous burst write timing




Table 20-15 Timing configurations of synchronous multiplexed write mode

EXMC_SCTLRx		
Bit Position	Bit Name	Reference Setting Value
31-20		0x0000
19	WRMOD	0x1, synchronous write enable
18-15		0x0
14	EXMODEN	0x0
13	WSIGEN	Depends on memory
12	WREN	0x1


11	WSIGCFG	0x0(Here must be zero)
9	WSIGP	Depends on memory
8-7		0x0
6	NOREN	Depends on memory
5-4	EMWID	Depends on memory
3-2	EMTYP	0x1
1	MULEN	0x1, Depends on users
0	BAKEN	0x1
EXMC_STRx(Write)		
31-28		0x0000
27-24	SYNDHT	Data hold time
23-20	CDIV	The figure above: 0001,CLK=2HCLK
19-16	BUSLAT	No effect
15-0		No effect

SPI-PSRAM access

Below waveforms are configured as:

SADRBIT [4:0] = 24 , CMDBIT = 01

Figure 20-24 SPI-PSRAM access



SQPI-PSRAM access


Below waveforms are configured as:

ADRBIT [4:0] = 24,

CMDBIT = 01,

RWAITCYCLE [3:0] = WWAITCYCLE[3:0] = 2 (can be different)

Figure 20-25 SQPI-PSRAM access




QPI-PSRAM access

Below waveforms are configured as:

ADRBIT [4:0] = 24, CMDBIT = 01,

Figure 20-26 QPI-PSRAM access



20.3.5. Nand Flash or PC Card controller

Nand Flash or PC Card controller of EXMC Module can control bank2, bank3 and bank4. Bank2 and bank3 support Nand Flash, while bank4 supports PC Card devices. EXMC provides specialized registers to configure these banks, so appropriate signal timing can be provided for 8-bit or 16-bit Nand flash or 16-bit PC card devices. For Nand Flash, EXMC also provides ECC calculation module.

Nand flash or PC card interface function

Table 20-16 8-bit or 16-bit nand flash interface signal

EXMC Pin	Dirtection	Functional description
A[17]	Output	NAND Flash address latch (ALE)
A[16]	Output	NAND Flash command latch (CLE)
D[7:0]/ D[15:0]	lutput /Output	8-bit multiplexed, bidirectional address/data bus
		16-bit multiplexed, bidirectional address/data bus
NCE[x]	Output	Chip select, x = 2, 3
NOE(NRE)	Output	Output enable
NWE	Output	Write enable
NWAIT/INTx	lutput	NAND Flash ready/busy input signal to the EXMC, x=2, 3

Table 20-17 16-bit PC card interface signal

EXMC Pin	Dirtection	Functional description
A[10:0]	Output	Address bus of PC card
NIOS16	lutput	Only for 16-bit I/O space data transmission width (Must be shorted to GND)
NIORD	Output	I/O space output enable
NIOWD	Output	I/O space write enable
NREG	Output	Register signal indicating if access is in Common or Attribute space
D[15:0]	lutput/Output	Bidirectional data bus
NCE4_x	Output	Chip select(x=1、2)
NOE	Output	Output enable
NWE	Output	Write enable
NWAIT	lutput	PC Card wait input signal to the EXMC
INTR	lutput	PC Card interrupt input signal
CD	Output	PC Card presence detection. Active high.

Supported memory access mode

Table 20-18 Bank2/3/4 of EXMC support the memory and access mode

Memory	Mode	R/W	AHB transaction size	Comments
8-bit NAND	Async	R	8	
	Async	W	8	
	Async	R	16	Automatically split into 2 EXMC accesses
	Async	W	16	
	Async	R	32	Automatically split into 4 EXMC accesses
	Async	W	32	
16-bit NAND/PC card	Async	R	8	
	Async	W	8	Not support this operation

	Async	R	16	
	Async	W	16	
	Async	R	32	Automatically split into 2 EXMC accesses
	Async	W	32	

Nand flash or PC card controller timing


EXMC can generate the appropriate signal timing for NAND Flash, PC cards and other devices. Each bank has a corresponding register to manage and control the external memory, such as EXMC_CTLR, EXMC_SIR, EXMC_COMTR, EXMC_ATTR, EXMC_IOTR, EXMC_ECCR. And each timing register contains four timing parameters which are configured according to user needs and the features of the external memory.

Table 20-19 Nand flash or PC card programmable parameters

Programmable parameter	W/R	Unit	Functional description	Min	Max
High impedance time of the memory data bus (HIZT)	W	HCLK	Time to keep the data bus high impedance after starting write operation	0	255
Memory hold time (HT)	W/R	HCLK	The number of HCLK clock cycles to keep address valid after sending the command. In write mode, it is also data hold time.	1	255
Memory wait time (WT)	W/R	HCLK	Minimum duration of sending command	1	256
Memory setup time (ST)	W/R	HCLK	The number of HCLK clock cycles to build address before sending command	1	256

The figure below shows the programmable parameters which are defined in the common memory space operations. The programmable parameters of Attribute memory space or I/O memory space (only for PC card) are defined as well.

Figure 20-27 Access timing of common memory space of Nand flash or PC card Controller



Nand flash operation

When EXMC sends command or address to NAND Flash, it needs to use the command latch signal (A [16]) or address latch signal (A [17]), namely, the CPU needs to perform write operation in particular address.

Example: NAND Flash read operation steps:


- 1) Configure EXMC_CTLR, EXMC_ATTR. If you need a pre-waiting, you need to configure EXMC_COMTR.
- 2) Send the command of NAND Flash read operation to the common space. Namely, during the valid period of an NCE, when CLE (A [16]) becomes valid (high level), the data on the I/O pins is regarded as a command by NAND flash.
- 3) Send the start address of read operation to the common space. Namely, during the valid period of an NCE, when ALE (A [17]) becomes valid (high level), the data on the I/O pins is regarded as an address by NAND flash.
- 4) Waiting for NAND ready signal. In this period, NAND controller will remain NCE valid.
- 5) Read data byte by byte from the data area of the common space.
- 6) If new commands or address haven't been written, the data of next page can be read out automatically. You can also read the data of next page by going to step 3 and then writing a new address or writing a new command and address at step 2.

NAND Flash pre-wait functionality

Some NAND Flash requires that the controller waits for NAND Flash ready after the last

address byte is send, and some the NCE-sensitive NAND Flash also requires that the NCE must remain valid before it is ready.

Examples:



- 1) Write the command 0x00 to the bank2's common space
- 2) Write the A[7:0] bits of NAND Flash address to the bank2's common space
- 3) Write the A[16:9] bits of NAND Flash address to the bank2's common space
- 4) Write the A[24:17] bits of NAND Flash address to the bank2's common space
- 5) Write the A[25] bit of NAND Flash address to the bank2's attribute space

In the step 5, EXMC uses the operation timing defined in EXMC_ATTR. After the period of ATTHT time, NAND Flash waits for the R/NB signal to ready, and the time of ATTHT should be greater than the tWB (tWB is defined as the time from NWE high to R/NB low). For the NCE-sensitive NAND Flash, after the last address byte has input, NCE must remain low until the B/NB goes from low to high. The ATTHT value of attribute space can be set in EXMC_ATTR to meet the timing requirements of tWB. The CPU can use the attribute space timing when writing the last address byte to the NAND Flash device. But at other times, the CPU must use the common space timing.

NAND flash ECC calculation module

Bank2 and bank3 in the EXMC module each have an ECC computing hardware module. The user can choose page size according to the ECCSZ bit of EXMC_CTLR, and through the calculation of ECC, one bit error can be corrected and two bits errors can be detected.

When the NAND memory blocks enabled, ECC module will detect D [15: 0], NCE, NWE signals. When ECCSZ sizes of data has been read or written, the software must read the result value of EXMC_ECCR. If you require starting ECC computation again, firstly, the

software needs to clear the EXMC_ECCR value by setting the ECCEN bit of EXMC_CTLR to zero, and then restart ECCEN ECC calculation by setting the ECCEN bit of EXMC_CTLR to one.

20.3.6. SDRAM controller


The synchronous dynamic random access memory controller (SDRAMC) block makes the interface with SDRAM memories. It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of the external SDRAM devices are satisfied.

Feature List

- Two SDRAM banks with independent configuration
- 8-, 16- or 32-bit wide data bus
- Up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
- Memory size: 4x16Mx32bit(256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)
- AHB Word, half-word, byte access
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write enable and byte lane select outputs
- Automatic row and bank boundary management
- Multibank ping-pong access
- SDRAM clock can be fHCLK/2 or fHCLK /3
- Programmable timing parameters
- Automatic Refresh operation with programmable Refresh rate
- SDRAM power-up initialization by software
- CAS latency of 1,2,3
- Write Data FIFO with 16 x35-bit depth
- Write Address FIFO with 16x31-bit depth
- Cacheable Read Data FIFO with 6 x32-bit depth
- Cacheable Read address FIFO with 6 x14-bit depth
- Adjustable read data sample clock
- Self-refresh mode
- Power-down mode

Block Diagram

Figure 20-28 SDRAMC block diagram



SDRAM device interface function

Table 20-20 IO definition of SDRAM controller

Signal	Direction	Description
SDCLK	O	SDRAM memory clock
CKE[0]	O	Clock enable for SDRAM memory 0
CKE[1]	O	Clock enable for SDRAM memory 1
NCS[0]	O	Chip select for SDRAM memory 0, active low
NCS[1]	O	Chip select for SDRAM memory 1, active low
NRAS	O	Row address strobe, active low
NCAS	O	Column address strobe, active low
SDNWE	O	Write enable, active low
A[12:0]	O	Address
BA[1:0]	O	Bank address
D[31:0]	I/O	Read/Write Data
NBL[3:0]	O	Write data mask

Module Description

RW split module

The RW split module accepts AHB commands, and transfers then to single read/write accesses on the SDRAM memory according to the ratio of the data width between the AHB bus and the SDRAM memory interface.

Inside the RW split module, there are two write FIFOs, which buffers the data and address of the AHB write commands. When neither of the write FIFOs is empty, write access occurs.

When the BR bit of EXMC_SDCTLR1 register is set, the RW split module can anticipate the next read access. The read FIFOs are used to store data read in advance during the CAS latency period (configured by the CL bits of EXMC_SDCTLR1/2) and during the PRD delay (configured by the PRD bits of EXMC_SDCTLR1).

The RDATA FIFO can buffers up to 6 32-bit read data words, while the RADDR FIFO carries 6 14-bit read address tags to identify each of them. Every address tag is comprised of 11 bits for the column address, 2 bits for the internal bank address and 1 bit to select the SDRAM memories.

When there is an read commands on the AHB bus, the RW split module will firstly checks whether the address matches one of the address tags, and data are directly read from the FIFO when it is true. Otherwise, a new read command is issued to the memory and the FIFO is updated with new data. If the FIFO is full, the older data are lost.

Figure 20-29 and Figure 20-30 specify the Read FIFO operation.

Figure 20-29 Read access when FIFO not hit (BR=1, CL=2, MCLK=2, PRD=2)





Figure 20-30 Read access when FIFO hit (BR=1)


The read FIFO will be flushed and ready to be filled with new data, when a write access or a Precharge command occurs.

The address decoder sub-module translate the address of the AHB bus address to chip select, internal bank address, row address and column address according to the configuration of external memory device.

The active cache sub-module records whether the internal banks (up to 8) are in the active state. When an internal bank is in active state, the corresponding row address is also recorded. When an AHB access or a auto-refresh command is issued, the RW split module will look up this record and decide whether to generate the Active/Precharge commands or not.

Refresh Timer

The refresh timer calculates the auto-refresh interval and generates auto-refresh request according to the ARFITV bits of EXMC_SDARFIR register.


The RFE (Refresh Error) bit in the Status register will be set when a new auto-refresh request occurs while the previous one was not served. An Interrupt is generated if it has been enabled (RFEIE = '1').

Command Mode FSM

When software issues a command to the SDRAM controller through the EXMC_SDCMDR register, the Command Mode FSM generates corresponding requests to the Signal Generator to make the command true and record the state of the external memory devices.

The initialization sequence is managed by software and executed by the Command Mode FSM.

Figure 20-31 initialization sequence of SDRAM controller




The initialization sequence must be generated simultaneously to Bank1 and Bank2 by setting the BS1 and BS0 bits in the EXMC_SDCMDR register, if the two banks are used.

If the Mode Register is not the same for both SDRAM banks, the 7th step has to be repeated twice, once for each bank and the Burst Length of both banks has to be set to 1.

The Command Mode FSM also controls the switching process of between the normal mode and the low-power modes (self-refresh/power-down).

The SDRAM controller returns to normal mode from self-refresh mode when a read/write access occurs. If a read/write access occurs while the SDRAM controller is entering self-refresh mode, the self-refresh entry process will be interrupted, and the SDRAM controller remains in normal mode after the read/write access completes.


Figure 20-32 Process for self-refresh entry and exit



The SDRAM controller returns to normal mode from power-down mode when a read/write access occurs. If a read/write access occurs while the SDRAM controller is entering power-down mode, the power-down entry process will be interrupted, and the SDRAM controller remains in normal mode after the read/write access completes. If a auto-refresh request occurs when the SDRAM controller is in power-down mode, the SDRAM controller returns to normal mode, issues the Precharge-all and Auto-Refresh command sequence,

and enters power-down mode again automatically.

Figure 20-33 Process for power-down entry and exit



SDCLK Generator

The SDCLK Generator generates clock for the external memory device according to the MCLK bits of the EXMC_SDCTLR1 register.

The SDCLK is hold low when both the SDRAM memories are in low-power mode.

Signal Generator

The Signal Generator handles requests from Command mode FSM, Refresh Timer and the RW split module.

The command timers are composed by timing counters which take case the timing specification of the SDRAM protocol.

An internal generated clock, which has an adjustable delay from the HCLK can be used to sample read data from external memories. This clock can be helpful when the read data can't be sampled correctly by HCLK. When this clock is enabled, the read data will be firstly stored in an asynchronous FIFO before returned to the AHB bus. Additional delays of about 2~3 HCLK may be brought into the reading command process.

20.4. EXMC registers

20.4.1. NOR/PSRAM controller registers

The peripheral registers have to be accessed by words (32-bit).

SRAM/NOR Flash chip select control registers (EXMC_SCTLRx)(x=1, 2, 3, 4)

Address offset: $0x00 + 8 * (x - 1)$

Reset value: 0x0000 30DX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												WRMOD	Reserved		
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ASYNWTEN	EXMODEN	WSIGEN	WREN	WSIGCFG	WRAPEN	WSIGP	BMODEN	Reserved	NOREN	EMWID[1:0]	EMTYP[1:0]	MULEN	BAKEN		

rw rw rw rw rw rw rw rw rw rw rw rw rw rw

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19	WRMOD	Select write mode 0x0: Asynchronous write 0x1: Synchronous write
18:16	Reserved	Must be kept at reset value.
15	ASYNWTEN	Asynchronous wait feature enable 0x0: Disable the asynchronous wait feature 0x1: Enable the asynchronous wait feature
14	EXMODEN	Extended mode enable 0x0: Disable extended mode 0x1: Enable extended mode
13	WSIGEN	NWAIT signal enable For Flash memory access in burst mode, this bit enables/disables wait-state insertion via the NWAIT signal: 0x0: Disable NWA signal 0x1: Enable NWAIT signal
12	WREN	Write enable 0x0: Disabled write in the bank by the EXMC, otherwise an AHB error is reported 0x1: Enabled write in the bank by the EXMC (default after reset)
11	WSIGCFG	NWAIT signal configuration, only work in synchronous mode 0x0: NWAIT signal is active one data cycle before wait state 0x1: NWAIT signal is active during wait state
10	WRAPEN	Wrapped burst mode enable 0x0: Disable wrap burst mode support 0x1: Enable wrap burst mode support
9	WSIGP	NWAIT signal polarity 0x0: Low level is active of NWAIT 0x1: High level is active of NWAIT
8	BMODEN	Synchronous burst mode enable 0x0: Disable burst access mode 0x1: Enable burst access mode
7	Reserved	Must be kept at reset value.
6	NOREN	NOR flash access enable 0x0: Disable NOR flash access

		0x1: Enable NOR flash access
5:4	EMWID[1:0]	External memory data bus width 0x0: 8 bits 0x1: 16 bits(default after reset) 0x2/0x3: Reserved
3:2	EMTYP[1:0]	External memory 0x0: SRAM、ROM 0x1: PSRAM (CRAM) 0x2: NOR FLASH 0x3: Reserved
1	MULEN	Address/data multiplexing enable bit 0x0: Disable address/data multiplexing function 0x1: Enable address/data multiplexing function
0	BAKEN	Memory bank enable 0x0: Disable the corresponding memory bank 0x1: Enable the corresponding memory bank

SRAM/NOR Flash chip select timing registers (EXMC_STRx) (x=1, 2, 3, 4)

Address offset: $0x04 + 8 * (x - 1)$

Reset value: 0x0FFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		ASYNMOD[1:0]		DLAT[3:0]			CDIV[3:0]			BUSLAT[3:0]					
		rw		rw			rw			rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DST[7:0]							AHT[3:0]			AST[3:0]					
rw							rw			rw					

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29:28	ASYNMOD[1:0]	Asynchronous access mode The bits are valid only when the EXMEN bit in the EXMC_SCTLRx register is 1. 0x0: Mode A access 0x1: Mode B access 0x2: Mode C access 0x3: Mode D access
27:24	DLAT[3:0]	Data latency for NOR flash. Only valid in synchronous access 0x0: Data latency of first burst access is 2 CLK

		0x1: Data latency of first burst access is 3 CLK 0xF: Data latency of first burst access is 17 CLK
23:20	CDIV[3:0]	Synchronous clock divide ratio. This field is only effect in synchronous mode. 0x0: Reserved 0x1: EXMC_CLK period = 2 * HCLK period 0xF: EXMC_CLK period = 16 * HCLK period
19:16	BUSLAT[3:0]	Bus latency The bits are defined in multiplexed read mode in order to avoid bus contention, and represent the data bus to return to a high impedance state's minimum. 0x0: Bus latency = 1 * HCLK period 0x1: Bus latency = 2 * HCLK period 0xF: Bus latency = 16 * HCLK period
15:8	DST[7:0]	Data setup time This field is meaningful only in asynchronous access. 0x00: Reserved 0x01: Data setup time = 2 * HCLK period 0x10: Data setup time = 3 * HCLK period 0xFF: Data setup time = 256 * HCLK period
7:4	AHT[3:0]	Address hold time This field is used to set the time of address hold phase, which only used in mode D and multiplexed mode. 0x0: Reserved 0x1: Address hold time = 2 * HCLK 0xF: Address hold time = 16 * HCLK
3:0	AST[3:0]	Address setup time This field is used to set the time of address setup phase. Note: meaningful only in asynchronous access of SRAM,ROM,NOR Flash 0x0: Address setup time = 1 * HCLK 0x1: Address setup time = 2 * HCLK 0xF: Address setup time = 16 * HCLK

SRAM/NOR Flash write timing registers (EXMC_SWTRx) (x=1, 2, 3, 4)

Address offset: $0x104 + 8 * (x - 1)$

Reset value: 0x0FFF FFFF

This register is meaningful only when the EXTMOD bit in EXMC_BCR is set to 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		ASYNMOD[1:0]		DLAT[3:0]				CDIV[3:0]			Reserved				
		rw		rw				rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DST[7:0]								AHT[3:0]			AST[3:0]				
rw								rw			rw				

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29:28	ASYNMOD[1:0]	Asynchronous access mode The bits are valid only when the EXMEN bit in the EXMC_SCTLRx register is 1. 0x0: Mode A access 0x1: Mode B access 0x2: Mode C access 0x3: Mode D access
27:24	DLAT[3:0]	Data latency for NOR flash. Only valid in synchronous access 0x0: Data latency of first burst access is 2 CLK 0x1: Data latency of first burst access is 3 CLK 0xF: Data latency of first burst access is 17 CLK
23:20	CDIV[3:0]	Synchronous clock divide ratio. This field is meaningful only in synchronous mode. 0x0: Reserved 0x1: EXMC_CLK period = 2 * HCLK period 0xF: EXMC_CLK period = 16 * HCLK period
19:16	Reserved	Must be kept at reset value.
15:8	DST[7:0]	Data setup time This field is meaningful only in asynchronous access. 0x00: Reserved 0x01: Data setup time = 2 * HCLK period 0x10: Data setup time = 3 * HCLK period 0xFF: Data setup time = 256 * HCLK period
7:4	AHT[3:0]	Address hold time This field is used to set the time of address hold phase, which only used in mode D and multiplexed mode. 0x0: Reserved 0x1: Address hold time = 2 * HCLK

.....
 0xF: Address hold time = 16 * HCLK

3:0 AST[3:0] Address setup time

This field is used to set the time of address setup phase.

Note: Meaningful only in asynchronous access of SRAM,ROM,NOR Flash

0x0: Address setup time = 1 * HCLK
 0x1: Address setup time = 2 * HCLK


 0xF: Address setup time = 16 * HCLK

20.4.2. NAND Flash/PC card controller registers

NAND Flash/PC card control registers (EXMC_CTLRx) (x=2, 3, 4)

Address offset: 0x40 + 0x20 * (x-1)

Reset value: 0x0000 0018



Bits	Fields	Description
19:17	ECCSZ[2:0]	ECC size 0x0: 256 bytes 0x1: 512 bytes 0x2: 1024 bytes 0x3: 2048 bytes 0x4: 4096 bytes 0x5: 8192 bytes
16:13	ATR[3:0]	ALE to RE delay 0x0: ALE to RE delay = 1 * HCLK 0x1: ALE to RE delay = 2 * HCLK 0xF: ALE to RE delay = 16 * HCLK
12:9	CTR[3:0]	CLE to RE delay 0x0: CLE to RE delay = 1 * HCLK 0x1: CLE to RE delay = 2 * HCLK

		0xF: CLE to RE delay = 16 * HCLK
8:7	Reserved	Must be kept at reset value.
6	ECCEN	ECC enable 0x0: Disable ECC, and reset EXMC_ECCR 0x1: Enable ECC
5:4	EMWID[1:0]	External memory Data bus width 0x0: 8 bits 0x1: 16 bits 0x2/0x3: Reserved
3	EMTYP	External memory type 0x0: PC card, CF card, PCMCIA 0x1: NAND Flash
2	BAKEN	Memory bank enable 0x0: Disable corresponding memory bank 0x1: Enable corresponding memory bank
1	WSIGEN	Wait feature enable 0x0: Disable wait feature 0x1: Enable wait feature
0	Reserved	Must be kept at reset value.

FIFO status and interrupt registers (EXMC_SIRx) (x=2, 3, 4)

Address offset: $0x44 + 0x20 * (x-1)$

Reset value: 0x0000 0040

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									FIFOE	INTFEN	INTHEN	INTREN	INTFS	INTHS	INTRS
									r	rw	rw	rw	rw	rw	rw

Bits	Fields	Description
31:7	Reserved	Must be kept at reset value.
6	FIFOE	FIFO empty flag 0x0: FIFO is not empty. 0x1: FIFO is empty.


5	INTFEN	Interrupt falling edge detection enable 0x0: Disable interrupt falling edge detection 0x1: Enable interrupt falling edge detection
4	INTHEN	Interrupt high-level detection enable 0x0: Disable interrupt high-level detection 0x1: Enable interrupt high-level detection
3	INTREN	Interrupt rising edge detection enable bit 0x0: Disable interrupt rising edge detection 0x1: Enable interrupt rising edge detection
2	INTFS	Interrupt falling edge status 0x0: Not detect interrupt falling edge 0x1: Detect interrupt falling edge
1	INTHS	Interrupt high-level status 0x0: Not detect interrupt high-level 0x1: Detect interrupt high-level
0	INTRS	Interrupt rising edge status 0x0: Not detect interrupt rising edge 0x1: Detect interrupt rising edge

Common memory space timing register (EXMC_COMTRx) (x=2, 3, 4)

Address offset: $0x48 + 0x20 * (x-1)$

Reset value: 0xFCFC FCFC

EXMC_COMTRx contain NAND flash memory, PC card and CF card operation timing parameters, these operations applicable to common memory space for 16-bit PC card, CF card and send NAND flash.



Bits	Fields	Description
31:24	COMHIZT[7:0]	Common memory data bus HiZ time The bits in the common space are defined as time of bus keep high impedance state after writing the data. 0x00: COMHIZT for PC card = 0 * HCLK or COMHIZT for NAND = 1 * HCLK 0x01: COMHIZT for PC card = 1 * HCLK or COMHIZT for NAND = 2 * HCLK


	 0xFF: COMHIZT for PC card = 255 * HCLK or COMHIZT for NAND = 256 * HCLK
23:16	COMHT[7:0]	Common memory hold time After sending the address, the bits are defined as the address hold time. In write operation, they are also defined as the data signal hold time. 0x00: Reserved 0x01: COMHT = 1 * HCLK 0xFF: COMHT = 255 * HCLK
15:8	COMWT[7:0]	Common memory wait time Define the minimum time to maintain command 0x00: Reserved 0x01: COMWT = 2 * HCLK 0xFF: COMWT = 256 * HCLK
7:0	COMST[7:0]	Common memory wait time Define the minimum time to maintain command 0x00: COMST for PC card = 1 * HCLK or COMST for NAND = 2 * HCLK 0x01: COMST for PC card = 2 * HCLK or COMST for NAND = 3 * HCLK 0xFF: COMST for PC card = 256 * HCLK or COMST for NAND = 257 * HCLK

Attribute memory space timing register (EXMC_ATTRx) (x=2, 3, 4)

Address offset: 0x4C + 0x20 * (x-1)

Reset value: 0xFCFC FCFC

EXMC_ATTRx register contains the timing parameters for PC Card or NAND Flash memory bank. It is used for 8-bit accesses to the attribute memory space of the PC Card or to access the NAND Flash for the last address write access if the timing must differ from that of previous accesses.



Bits	Fields	Description
31:24	ATTRHIZT[7:0]	Common memory data bus HiZ time

The bits in the common space are defined as time of bus keep high impedance state after writing the data.

0x00: ATTHIZT for PC card = 0 * HCLK or ATTHIZT for NAND = 1 * HCLK

0x01: ATTHIZT for PC card = 1 * HCLK or ATTHIZT for NAND = 2 * HCLK

.....

0xFF: ATTHIZT for PC card = 255 * HCLK or ATTHIZT for NAND = 256 * HCLK


23:16	ATTHT[7:0]	<p>Common memory hold time</p> <p>After sending the address, the bits are defined as the address hold time. In write operation, they are also defined as the data signal hold time.</p> <p>0x00: Reserved</p> <p>0x01: ATTHT = 1 * HCLK</p> <p>.....</p> <p>0xFF: ATTHT = 255 * HCLK</p>
15:8	ATTWT[7:0]	<p>Common memory wait time</p> <p>Define the minimum time to maintain command</p> <p>0x00: Reserved</p> <p>0x01: ATTWT = 2 * HCLK</p> <p>.....</p> <p>0xFF: ATTWT = 256 * HCLK</p>
7:0	ATTST[7:0]	<p>Common memory wait time</p> <p>Define the minimum time to maintain command</p> <p>0x00: ATTST for PC card = 1 * HCLK or ATTST for NAND = 2 * HCLK</p> <p>0x01: ATTST for PC card = 2 * HCLK or ATTST for NAND = 3 * HCLK</p> <p>.....</p> <p>0xFF: ATTST for PC card = 256 * HCLK or ATTST for NAND = 257 * HCLK</p>

I/O memory space timing register (EXMC_IOTR4)

Address offset: 0xB0

Reset value: 0xFCFC FCFC

The EXMC_IOTR4 read or write registers contain the timing parameters used to gain access to the I/O space of the 16-bit PC card or CF card.




Bits	Fields	Description
-------------	---------------	--------------------

31:24	IOHIZT[7:0]	Common memory data bus HiZ time The bits in the common space are defined as time of bus keep high impedance state after writing the data. 0x00: IOHIZT for PC card = 0 * HCLK or IOHIZT for NAND = 1 * HCLK 0x01: IOHIZT for PC card = 1 * HCLK or IOHIZT for NAND = 2 * HCLK 0xFF: IOHIZT for PC card = 255 * HCLK or IOHIZT for NAND = 256 * HCLK
23:16	IOHT[7:0]	Common memory hold time After sending the address, the bits are defined as the address hold time. In write operation, they are also defined as the data signal hold time. 0x00: Reserved 0x01: IOHT = 1 * HCLK 0xFF: IOHT = 255 * HCLK
15:8	IOWT[7:0]	Common memory wait time Define the minimum time to maintain command 0x00: Reserved 0x01: IOWT = 2 * HCLK 0xFF: IOWT = 256 * HCLK
7:0	IOST[7:0]	Common memory wait time Define the minimum time to maintain command 0x00: IOST for PC card = 1 * HCLK or IOST for NAND = 2 * HCLK 0x01: IOST for PC card = 2 * HCLK or IOST for NAND = 3 * HCLK 0xFF: IOST for PC card = 256 * HCLK or IOST for NAND = 257 * HCLK

NAND flash ECC result registers (EXMC_ECCRx) (x=2, 3)

Address offset: $0x54 + 0x20 * (x-1)$

Reset value: 0x0000 0000



Bits	Fields	Description
------	--------	-------------

31:0 ECCx[31:0] ECC result

20.4.3. SQPI-PSRAM controller registers

SPI Initial Register(EXMC_SINIR)

Offset address : 0x310

Reset Value : 0x1801 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
POL	IDL[1:0]	ADRBIT[4:0]				Reserved					CMDBIT[1:0]				
rw	rw	rw									rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved															


Bits	Fields	Descriptions
31	POL	Read data sample polarity. 0: Sample data at rising edge(default) 1: Sample data at falling edge.
30:29	IDL[1:0]	SPI PSRAM ID Length. 00:64-bit 01:32-bit 10:16-bit 11:8-bit
28:24	ADRBIT[4:0]	Bit number of SPI PSRAM address phase. Value Range:1 to 26(default:24)
23:18	Reserved	Keep reset value
17:16	CMDBIT[1:0]	Bit number of SPI PSRAM command phase 00: 4 bit 01: 8 bit (default) 10: 16 bit 11: Reserved
15:0	Reserved	Keep reset value

SPI Read Command Register(EXMC_SRCR)

Offset address : 0x320

Reset Value : 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RDID	Reserved					RMODE[1:0]					RWAITCYCLE[3:0]				




Bits	Fields	Descriptions
31	RDID	Send SPI Read ID Command, command code and mode come from RCMD and RMODE.
30:22	Reserved	Keep reset value.
21:20	RMODE[1:0]	SPI PSRAM Read command mode 00: Not SPI mode 01: SPI mode 10: SQPI mode 11: QPI mode
19:16	RWAITCYCLE[3:0]	SPI Read Wait Cycle number after address phase.
15:0	RCMD[15:0]	SPI Read Command for AHB read transfer. When CMDBIT is different, valid RCMD is different: CMDBIT=00, RCMD[3:0] are valid. CMDBIT=01, RCMD[7:0] are valid. CMDBIT=10, RCMD[15:0] are valid.

Note : Before write 1 to RDID bit, you must ensure it is cleared and after set RDID to 1,you must wait RDID cleared.

SPI Write Command Register(EXMC_SWCR)

Offset address : 0x330

Reset Value : 0x0000_0000



Bits	Fields	Descriptions
31	SC	Send SPI Special Command which does not have address and data phase, command code and mode come from WCMD and WMODE.
30:22	Reserved	Keep reset value
21:20	WMODE[1:0]	SPI PSRAM Write command mode 00: Not SPI mode 01: SPI mode 10: SQPI mode


		11: QPI mode
19:16	WWAITCYCLE[3:0]	SPI Write Wait Cycle number after address phase
15:0	WCMD[15:0]	SPI Write Command for AHB write transfer

Note : Before write 1 to SC bit, you must ensure it is cleared and after set SC to 1,you must wait SC cleared.

SPI ID Low Register(EXMC_SIDLR)

Offset address : 0x340

Reset Value : 0x0000_0000




Bits	Fields	Descriptions
31:0	SIDLR[31:0]	ID Low Data saved for SPI Read ID Command IDLR[15:0] is valid when IDL=10. IDLR[7:0] is valid when IDL=11.

SPI ID High Register(EXMC_SIDHR)

Offset address : 0x350

Reset Value : 0x0000_0000




Bits	Fields	Descriptions
31:0	SIDHR[63:32]	ID High Data saved for SPI Read ID Command. When IDL is not 0,this register is invalid.

20.4.4. SDRAM controller registers

SDRAM control registers (EXMC_SDCTLRx) (x=1, 2)

Address offset: 0x140+0x04*(x-1)

Reset value: 0x0000_02D0



Bits	Fields	Descriptions
31:15	Reserved	Forced by hardware to 0.
14:13	PRD[1:0]	<p>Pipeline read data</p> <p>These bits specify the delay for reading data after CAS latency in HCLK clock cycles.</p> <p>00: 0 HCLK clock cycle delay</p> <p>01: 1 HCLK clock cycle delay</p> <p>10: 2 HCLK clock cycle2 delay</p> <p>11: reserved</p> <p>Note: The corresponding bits in the EXMC_SDCTLR2 register are reserved.</p>
12	BR	<p>Burst read switch</p> <p>When this bit is set, the SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO.</p> <p>0: burst read disabled</p> <p>1: burst read enabled</p> <p>Note: The corresponding bits in the EXMC_SDCTLR2 register are reserved.</p>
11:10	MCLK[1:0]	<p>SDRAM memory clock configuration</p> <p>These bits specifies the SDRAM clock period for both SDRAM banks. The memory clock should be disabled before change, and the SDRAM memory must be re-initialized after this configuration is changed.</p> <p>00: SDCLK memory clock disabled</p> <p>01: Reserved</p> <p>10: SDCLK memory period = 2 x HCLK periods</p> <p>11: SDCLK memory period = 3 x HCLK periods</p> <p>Note: The corresponding bits in the EXMC_SDCTLR2 register are reserved.</p>
9	WP	<p>Write protection</p> <p>This bit enables the write protection function.</p> <p>0: Disable write protection, write accesses allowed</p> <p>1: Enable write protection, write accesses ignored</p>

8:7	CL[1:0]	CAS Latency This bits sets specifies SDRAM CAS latency in SDRAM memory clock cycle unit 00: reserved, do not use. 01: 1 cycle 10: 2 cycles 11: 3 cycles
6	NIB	Number of internal banks This bit specifies the number of internal banks. 0: 2 internal Banks 1: 4 internal Banks
5:4	MDW[1:0]	Memory data bus width. These bits specify the SDRAM memory data width. 00: 8 bits 01: 16 bits 10: 32 bits 11: reserved
3:2	RAW[1:0]	Row address bit width These bits specify the bit width of a row address. 00: 11 bit 01: 12 bits 10: 13 bits 11: reserved
1:0	CAW[1:0]	Column address bit width These bits specify the bit width of column address. 00: 8 bits 01: 9 bits 10: 10 bits 11: 11 bits.

SDRAM timing registers (EXMC_SDTRx) (x=1, 2)

Address offset: 0x148+0x04*(x-1)

Reset value: 0x0FFF_FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				RCD[3:0]				RPD[3:0]				WRD[3:0]			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ARFD[3:0]				RASD[3:0]				XSRD[3:0]				LMRD[3:0]			
rw				rw				rw				rw			

Bits	Fields	Descriptions
-------------	---------------	---------------------

31:28	Reserved	Forced by hardware to 0.
27:24	RCD[3:0]	<p>Row to column delay</p> <p>These bits specify the delay between an Activate command and a Read/Write command in SDRAM memory clock cycle unit.</p> <p>0000: 1 cycle. 0001: 2 cycles 1111: 16 cycles</p>
23:20	RPD[3:0]	<p>Row precharge delay</p> <p>These bits specify the delay between a Precharge command and the next command in SDRAM memory clock cycle unit.</p> <p>0000: 1 cycle 0001: 2 cycles 1111: 16 cycles</p> <p>Note: The corresponding bits in the EXMC_SDTR2 register are reserved. If two SDRAM memories are used, the RPD must be programmed with the timings of the slower one.</p>
19:16	WRD[3:0]	<p>Write recovery delay</p> <p>These bits specify the delay between a Write and a Precharge command in SDRAM memory clock cycle unit.</p> <p>0000: 1 cycle 0001: 2 cycles 1111: 16 cycles</p> <p>Note: The corresponding bits in the EXMC_SDTR2 register are reserved. If two SDRAM memories are used, the WPD must be programmed with the timings of the slower one.</p>
15:12	ARFD[3:0]	<p>Auto refresh delay</p> <p>These bits specify the delay between two consecutive Refresh commands, the delay between two Activate commands of the same internal bank, as well as the delay between the Refresh command and the Activate command in SDRAM memory clock cycle unit.</p> <p>0000: 1 cycle 0001: 2 cycles 1111: 16 cycles</p> <p>Note: The corresponding bits in the EXMC_SDTR2 register are reserved. If two SDRAM memories are used, the AFRD must be programmed with the timings of the slower one.</p>
11:8	RASD[3:0]	Row address select delay

These bits specify the delay between an Activate command and a Precharge command in SDRAM memory clock cycle unit. The minimum delay between two successive Self-refresh commands is also specified by these bits.

0000: 1 cycle

0001: 2 cycles

.....

1111: 16 cycles

7:4 XSRD[3:0]

Exit Self-refresh delay

These bits specify the delay from a Self-refresh command to an Activate command in SDRAM memory clock cycle unit.

0000: 1 cycle

0001: 2 cycles

.....

1111: 16 cycles

3:0 LMRD[3:0]

Load Mode Register Delay

These bits specify the delay between a Load Mode Register command and a Refresh or Active command in SDRAM memory clock cycle unit.

0000: 1 cycle

0001: 2 cycles


.....

1111: 16 cycles

SDRAM command register (EXMC_SDCMDR)

Address offset: 0x150

Reset value: 0x0000_0000




Bits	Fields	Descriptions
31:22	Reserved	Forced by hardware to 0.
21:9	MRC[12:0]	Mode register content These bits specify the SDRAM Mode Register content which will be programmed when CMD = '100'.
8:5	NARF[3:0]	Number of successive Auto-refresh These bits specify how many successive Auto-refresh cycles will be send when CMD = '011'.

		0000: 1 Auto-refresh cycle
		0001: 2 Auto-refresh cycles
	
		1110: 15 Auto-refresh cycles
		1111: Reserved
4	BS0	Bank select 1 This bit indicates whether the SDRAM Bank1 is selected or not. 0: SDRAM Bank 1 is not selected 1: SDRAM Bank 1 is selected
3	BS1	Bank select 2 This bit indicates whether the SDRAM Bank2 is selected or not. 0: SDRAM Bank 2 is not selected 1: SDRAM Bank 2 is selected
2:0	CMD[2:0]	Command These bits specify the commands, which are issued to the SDRAM device. 000: Normal operation command 001: CKE High command 010: Precharge All command 011: Auto-refresh command 100: Load Mode Register command 101: Self-refresh command 110: Power-down entry command 111: Reserved Note: At least one Command Target Bank bit (BS1 or BS0) must be set, when a command is issued. If both banks are used, the commands must be issued to the two banks by setting the BS1 and BS0 bits at the same time.

SDRAM auto-refresh interval register (EXMC_SDARFIR)

Address offset: 0x154

Reset value: 0x0000_0000




Bits	Fields	Descriptions
31:22	Reserved	Forced by hardware to 0.
14	RFEIE	Refresh error interrupt Enable

		0: Interrupt is disabled
		1: An Interrupt is generated if RFE bit of the Status Register is set
13:1	ARFIV[12:0]	Auto -Refresh Interval This bit field specifies the interval of two successive auto-refresh commands in memory clock cycle unit. ARFIV = (SDRAM refresh period / Number of rows) - 20
0	CRFE	Clear Refresh error flag The Refresh Error Flag (RFE) in the Status Register will be cleared when this bit is set. 0: no effect 1: Clear the Refresh Error flag

SDRAM status register (EXMC_SDSTR)

Address offset: 0x158

Reset value: 0x0000_0000



Bits	Fields	Descriptions
31:22	Reserved	Forced by hardware to 0.
5	RDY	Ready status This bit specifies whether the SDRAM controller is ready for a new command 0: SDRAM Controller is ready for a new command 1: SDRAM Controller is not ready for a new command
4:3	STA2[1:0]	Bank 2 status This bit defines the Status of SDRAM Bank 2. 00: Normal status 01: Self-refresh status 10: Power-down status
2:1	STA1[1:0]	Bank 1 status This bit defines the Status of SDRAM Bank 1. 00: Normal status 01: Self-refresh status 10: Power-down status
0	RFE	Refresh error flag


0: No refresh error

1: A refresh error occurred. An interrupt is generated when RFEIE = 1.

SDRAM read sample control register (EXMC_SDRSCR)

Address offset: 0x180

Reset value: 0x0000_0000



Bits	Fields	Descriptions
31:8	Reserved	Forced by hardware to 0.
7:4	SDSC[3:0]	Select the delayed sample clock of read data 0000: Select the clock after 0 delay cell 0001: Select the clock after 1 delay cell 1111: Select the clock after 15 delay cell
3:2	Reserved	Forced by hardware to 0.
1	SSCR	Select sample cycle of read data 0: add 0 extra HCLK cycle to the read data sample clock besides the delay chain 1: add 1 extra HCLK cycle to the read data sample clock besides the delay chain
0	RSEN	Read sample enable 0: Read sample disabled 1: Read sample enabled

21. Controller Area Network (bxCAN)

21.1. Introduction

CAN bus (for controller area network) is a bus standard designed to allow microcontrollers and devices to communicate with each other without a host computer.

The Basic Extended CAN (bxCAN), interfaces the CAN network. It supports the CAN protocols version 2.0A and B. The bxCAN interface handles the transmission and the reception of CAN frames fully autonomously. The bxCAN provides 28 scalable/configurable identifier filter banks in GD32F205 and GD32F207. The filters are for selecting the incoming messages the software needs and discarding the others. Three transmit mailboxes are provided to the software for setting up messages. The transmission Scheduler decides which mailbox has to be transmitted first. Three complete messages can be stored in each FIFO. The FIFOs are managed completely by hardware. Two receive FIFOs are used by hardware to store the incoming messages. The CAN controller also provides all hardware functions for supporting the time-triggered communication option for safety-critical applications.

21.2. Main features

- Supports CAN protocol version 2.0 A, B
- Baud rates up to 1 Mbit/s
- Supports the time-triggered communication
- Maskable interrupts

Transmission

- 3 transmit mailboxes
- Prioritization of messages
- Time Stamp on SOF transmission

Reception

- 2 receive FIFOs with 3 message deep
- 14 scalable/configurable identifier filter banks in GD32F203
- 28 scalable/configurable identifier filter banks in GD32F205 and GD32F207
- FIFO lock

Time-triggered communication

- Disable retransmission automatically


- 16-bit free timer
- Time Stamp on SOF reception
- Time Stamp sent in last two data bytes

Note: The CAN and USB cannot be used concurrently, because they share a dedicated 512-byte SRAM memory (unavailable for applications). They can be used in one application but not at the same time.

21.3. Function description

Figure below shows the CAN block diagram.

Figure 21-1 CAN module block diagram



21.3.1. Working mode

The bxCAN interface has three working modes:

- Sleep working mode
- Initial working mode
- Normal working mode

Sleep working mode

Sleep working mode is the default mode after reset. Also, Sleep working mode is in the low-power status while the bxCAN clock is stopped.

When SWM bit in CAN_CTLR register is set, the bxCAN enters the sleep working mode. Then the SWS bit in CAN_STR register is set.

To leave sleep working mode automatically: the AWK bit in CAN_CTLR register is set. To leave sleep working mode by software: clear the SWM bit in CAN_CTLR register.

Initial working mode

The bxCAN enters initial working mode whenever the options of CAN bus communication need to be changed.

Set IWM bit in CAN_CTLR register to enter initial working mode or clear it in order to leave.

Normal working mode

After initialization the bxCAN can enter normal working mode and is ready to communicate with other CAN communication nodes.

To enter normal working mode: clear IWM bit in CAN_CTLR register.

21.3.2. Communication modes

The bxCAN interface has four communication modes:

- Silent communication mode
- Loopback communication mode
- Loopback and silent communication mode
- Normal communication mode

Silent communication mode

Silent communication mode means reception available and transmission disable.

The Rx pin of the bxCAN can get the signal from the network and the Tx pin always holds logical one.

When the SCM bit in CAN_BTR register is set, the bxCAN enters the silent communication mode. When it is cleared, the bxCAN leaves silent communication mode.

Silent communication mode is useful on monitoring the network messages.

Loopback communication mode

Loopback communication mode means the sending messages are transformed into the reception FIFOs.

Set LCM bit in CAN_BTR register to enter loopback communication mode or clear it to leave.

Loopback communication mode is useful on self-test.

Loopback and silent communication mode

Loopback and silent communication mode means the RX and TX pins are disconnected from the CAN network while the sending messages are transformed into the reception FIFOs.

Set LCM and SCM bit in CAN_BTR register to enter loopback and silent communication mode or clear them to leave.

Loopback and silent communication mode is useful on self-test. The TX pin holds logical one. The RX pin holds high impedance state.

Normal communication mode


Normal communication mode is the default communication mode unless the LCM or SCM bit in CAN_BTR register is set.

21.3.3. Data transmission

Transmission register

Three transmit mailboxes are transparent to the application. You can use transmit mailboxes through four registers: CAN_TMIR, CAN_TMPR, CAN_TMD0R and CAN_TMD1R. As shown in Figure below.

Figure 21-2 Transmission register




Transmit mailbox state

A transmit mailbox can be used when it is free: **empty** state. If the data is filled in the mailbox, setting CAN_TMIR.TE prepares to start the transmission: **pending** state. If more than one mailbox are in the pending state, they need schedule the transmission: **scheduled** state. A

mailbox with priority enter **transmit** state and start transmitting the message. After the message has been sent, the mailbox is free: **empty** state. As shown in figure below.

Figure 21-3 State of transmission mailbox



Transmit status and error

The CAN_TSTR register includes the transmit status and error bits: MTF, MTFNE, MAL, MTE.

- MTF: mailbox transmit finished. Typically, MTF is set when the frame in the transmit mailbox has been sent.
- MTFNE: mailbox transmit finished and no error. MTFNE is set when the frame in the transmission mailbox has been sent.
- MAL: mailbox arbitration lost. MAL is set while the frame transmission is failed because of the arbitration lost.
- MTE: mailbox transmit error. MTE is set while the frame transmission is failed because of the detection error of CAN bus.

Step of sending a frame

To send a frame through the bxCAN:

Step 1: Select one free transmit mailbox.

Step 2: Fill four registers with the application's acquirement.

Step 3: Set CAN_TMIR.TE.

Step 4: Check the transmit status. Typically, MTF and MTFNE are set if transmission is successful.

Transmission options

Abort

Setting CAN_TSTR.MST can abort the transmission.

If the transmission mailbox's state is **pending** or **scheduled**, the abort of transmission can be done immediately.

In the state of **transmit** the abort of transmission has two results. In case of transmission

successful, the TMFNE and TMF in CAN_TSTR are set and state changes to **empty**. In case of transmission failed, the state changes to be **scheduled** and then the abort of transmission can be done immediately.

Priority

When more than one transmit mailbox is pending, the transmission order is given by the TFO bit in CAN_CTLR register.

In case of TFO is 1, the three transmit mailboxes work as FIFO.

In case of TFO is 0, the transmit mailbox with lowest identifier has the highest priority of transmission. If the identifiers are equal, the lower mailbox number will be scheduled first.


21.3.4. Data reception

Reception register

Two receive FIFOs are transparent to the application. You can use receive FIFOs through five registers: CAN_RFR, CAN_RFMR, CAN_RFMPR, CAN_RFMD0R and CAN_RFMD1R. FIFO's status and operation can be handled by CAN_RFR register. Reception frame data can be achieved through the registers: CAN_RFMR, CAN_RFMPR, CAN_RFMD0R and CAN_RFMD1R.

Each FIFO consists of three receive mailboxes. As shown in figure below.

Figure 21-4 Reception register



Receive FIFO

Receive FIFO has three mailboxes. The reception frames are stored in the mailbox ordered by the arriving sequence of the frames. First arrived frame can be accessed by application firstly.

The number of frames in the receive FIFO and the status can be accessed by the register CAN_RFR0 and CAN_RFR1.

If at least one frame has been stored in the receive FIFO0, set CAN_RFR0.RFD to read one frame from receive FIFO. The frame data is placed in the registers (CAN_RFMIR0, CAN_RFMPR0, CAN_RFMD0R0, CAN_RFMD1R0) until the RFD bit in CAN_RFR0 register is cleared.

Receive FIFO status

RFL bit in CAN_RFR register: receive FIFO length. It is 0 when no frame is stored in the reception FIFO and 3 when full.

RFF bit in CAN_RFR register: the FIFO holds three frames.

RFO bit in CAN_RFR register: one new frame arrived while the FIFO has hold three frames.

Step of receiving a message

Step 1: check the number of frames in the receive FIFO.

Step 2: set the RFD bit in CAN_RFR register.

Step 3: wait for reading CAN_RFMIR, CAN_RFMPR, CAN_RFMD0R and CAN_RFMD1R until the RFD bit is cleared.

21.3.5. Filtering Function

The bxCAN would receive frames from the CAN bus. If the frame is passed through the filter, it is copied into the receive FIFOs. Otherwise, the frame will be discarded without intervention by the software.

The identifier of frame from the CAN bus takes part in the matching of the filter.

Scale

In GD32F203, the filter consists of 14 banks: bank0 to bank13. In GD32F205 and GD32F207, the filter consists of 28 banks: bank0 to bank27. Each bank has two 32-bit registers: CAN_FDR0 and CAN_FDR1.

Each filter bank can be configured 32-bit or 16-bit.

32-bit: SFID[10:0], EFID[17:0], FF and FT bits. As shown in figure below.

Figure 21-5 32-bit filter



16-bit: SFID [10:0], FT, FF and EFID[17:15] bits. As shown in figure below.


Figure 21-6 16-bit filter



Mask mode

In mask mode the identifier registers are associated with mask registers specifying which bits of the identifier are handled as “must match” or as “don’t care”. 32-bit mask mode example is shown in figure below.

Figure 21-7 32-bit mask mode filter



List mode

The filter consists of frame identifiers. The filter can decide whether a frame will be discarded or not. When one frame arrived, the filter will check which member can match the identifier of the frame.

32-bit list mode example is shown in figure below.

Figure 21-8 32-bit list mode filter



Filter number

Each filter within a filter bank is numbered from 0 to a maximum dependent on the mode and the scale of each of the filter banks.

For example, there are two filter banks. Bank 0 is configured as 32-bit mask mode. Bank 1 is configured as 16-bit list mode. The filter number is shown in figure below.

Figure 21-9 32-bit filter number

<i>Filter Bank</i>	<i>Filter Data Register</i>	<i>Filter Number</i>
0	F0D0R-32bit-ID	0
	F0D1R-32bit-Mask	
1	F1D0R-32bit-ID	1
	F1D1R-32bit-ID	2

Associated FIFO

28 banks can associate to FIFO0 or FIFO1. If the bank associated FIFO0, the frames passed through the bank will fill the FIFO0.

Active

The filter bank needs to be configured activation if the application wants the bank working and while filters not used by the application should be left deactivated.

Filtering index

Each filter number corresponds to a filtering rule. When the frame from the CAN bus passes the filters, a filter number must associate with the frame. The filter number is called filtering index. It stores in the CAN_RFMPR.FI when the frame is read by the application.

Each FIFO numbers the filters within the banks associated with the FIFO itself whatever the bank is active or not.

The example about filtering index is shown in figure below.

Figure 21-10 Filtering index

Filter Bank	FIFO0	Active	Filter Number	Filter Bank	FIFO1	Active	Filter Number	
0	F0D0R-32bit-ID	Yes	0	2	F2D0R[15:0]-16bit-ID	Yes	0	
	F0D1R-32bit-Mask				F2D0R[31:16]-16bit-Mask			
1	F1D0R-32bit-ID	Yes	1		F2D1R[15:0]-16bit-ID			1
	F1D1R-32bit-ID		F2D1R[31:16]-16bit-Mask					
3	F3D0R[15:0]-16bit-ID	No	3	4	F4D0R-32bit-ID	No	2	
	F3D0R[31:16]-16bit-Mask		F4D1R-32bit-Mask					
	F3D1R[15:0]-16bit-ID		4	5	5	F5D0R-32bit-ID	No	3
	F3D1R[31:16]-16bit-Mask			F5D1R-32bit-ID	4			
7	F7D0R[15:0]-16bit-ID	No	5	6	F6D0R[15:0]-16bit-ID	Yes	5	
	F7D0R[31:16]-16bit-ID		6	F6D0R[31:16]-16bit-ID	6			
	F7D1R[15:0]-16bit-ID		7	F6D1R[15:0]-16bit-ID	7			
	F7D1R[31:16]-16bit-ID		8	F6D1R[31:16]-16bit-ID	8			
8	F8D0R[15:0]-16bit-ID	Yes	9	10	F10D0R[15:0]-16bit-ID	No	9	
	F8D0R[31:16]-16bit-ID		10	F10D0R[31:16]-16bit-Mask				
	F8D1R[15:0]-16bit-ID		11	F10D1R[15:0]-16bit-ID	10			
	F8D1R[31:16]-16bit-ID		12	F10D1R[31:16]-16bit-Mask				
9	F9D0R[15:0]-16bit-ID	Yes	13	11	F11D0R[15:0]-16bit-ID	No	11	
	F9D0R[31:16]-16bit-Mask		12	F11D0R[31:16]-16bit-ID	12			
	F9D1R[15:0]-16bit-ID		14	F11D1R[15:0]-16bit-ID	13			
	F9D1R[31:16]-16bit-Mask		14	F11D1R[31:16]-16bit-ID	14			
12	F12D0R-32bit-ID	Yes	15	13	F13D0R-32bit-ID	Yes	15	
	F12D1R-32bit-Mask			F13D1R-32bit-ID	16			

Priority

The filters have the priority:

- 32-bit mode is higher than 16-bit mode.

2. List mode is higher than mask mode.
3. Smaller filter index value has the higher priority.

21.3.6. Time-triggered communication

The time-triggered CAN protocol is a higher layer protocol on top of the CAN (Controller Area Network) data link layer. Time-triggered communication means that activities are triggered by the elapsing of time segments. In a time-triggered communication system all points of time of message transmission are defined during the development of a system. A time-triggered communication system is ideal for applications in which the data traffic is of a periodic nature.

In this mode, the 16-bit internal counter of the CAN hardware is activated and used to generate the time stamp value stored in the CAN_RFMPR and CAN_TMPR registers for reception and transmission respectively. The internal counter is incremented each CAN bit time. The internal counter is captured on the sample point of the SOF (Start Of Frame) bit in both reception and transmission.

The automatic retransmission is disabling in the time-triggered CAN communication.

21.3.7. Communication parameters

Nonautomatic retransmission mode

This mode has been implemented in order to fulfill the requirement of the time-triggered communication option of the CAN standard. To configure the hardware in this mode the ARD bit in the CAN_CTLR register must be set.

In this mode, each transmission is started only once. If the first attempt fails, due to an arbitration loss or an error, the hardware will not automatically restart the frame transmission.

At the end of the first transmission attempt, the hardware considers the request as finished and sets the MTF bit in the CAN_TSTR register. The result of the transmission is indicated in the CAN_TSTR register by the MTFNE, MAL and MTE bits.

Bit time

On the bit-level the CAN protocol uses synchronous bit transmission. This enhances the transmitting capacity but also means that a sophisticated method of bit synchronization is required. While bit synchronization in a character-oriented transmission (asynchronous) is performed upon the reception of the start bit available with each character, a synchronous transmission protocol there is just one start bit available at the beginning of a frame. To enable the receiver to correctly read the messages, continuous resynchronization is required. Phase buffer segments are therefore inserted before and after the nominal sample point within a bit interval.

The CAN protocol regulates bus access by bit-wise arbitration. The signal propagation from

sender to receiver and back to the sender must be completed within one bit-time. For synchronization purposes a further time segment, the propagation delay segment, is needed in addition to the time reserved for synchronization, the phase buffer segments. The propagation delay segment takes into account the signal propagation on the bus as well as signal delays caused by transmitting and receiving nodes.

The normal bit time simplified by the bxCAN from the CAN protocol has three segments as follows:


Synchronization segment (SYNC_SEG): a bit change is expected to occur within this time segment. It has a fixed length of one time quantum ($1 \times t_{CAN}$).

Bit segment 1 (BS1): defines the location of the sample point. It includes the *Propagation delay segment* and *Phase buffer segment 1* of the CAN standard. Its duration is programmable between 1 and 16 time quanta but may be automatically lengthened to compensate for positive phase drifts due to differences in the frequency of the various nodes of the network.

Bit segment 2 (BS2): defines the location of the transmit point. It represents the *Phase buffer segment 2* of the CAN standard. Its duration is programmable between 1 and 8 time quanta but may also be automatically shortened to compensate for negative phase drifts.

The bit time is shown as in the figure below.

Figure 21-11 The bit time



The reSynchronization Jump Width (SJW) defines an upper bound to the amount of lengthening or shortening of the bit segments. It is programmable between 1 and 4 time quanta.

A valid edge is defined as the first transition in a bit time from dominant to recessive bus level provided the controller itself does not send a recessive bit.

If a valid edge is detected in BS1 instead of SYNC_SEG, BS1 is extended by up to SJW so that the sample point is delayed.

Conversely, if a valid edge is detected in BS2 instead of SYNC_SEG, BS2 is shortened by up to SJW so that the transmit point is moved earlier.

Baud Rate

The bxCAN's clock derives from the APB1 bus. The bxCAN calculates its baud rate as follow:

$$BaudRate = \frac{1}{Normal\ Bit\ Time}$$

$$Normal\ Bit\ Time = t_{SYNC_SEG} + t_{BS1} + t_{BS2}$$

with:

$$t_{SYNC_SEG} = 1 \times t_q$$

$$t_{BS1} = (1 + BTR.TS1) \times t_q$$

$$t_{BS2} = (1 + BTR.TS2) \times t_q$$

$$t_q = (1 + BTR.BRP) \times t_{pCLK1}$$

21.3.8. Error flags

The error management as described in the CAN protocol is handled entirely by hardware using a Transmit Error Counter (TEC value, in CAN_ER register) and a Receive Error Counter (REC value, in the CAN_ER register), which get incremented or decremented according to the error condition. For detailed information about TEC and REC management, please refer to the CAN standard.

Both of them may be read by software to determine the stability of the network.

Furthermore, the CAN hardware provides detailed information on the current error status in CAN_ER register. By means of the CAN_IER register (EIE bit, etc.), the software can configure the interrupt generation on error detection in a very flexible way.

Bus-Off recovery

The Bus-Off state is reached when TEC is greater than 255. This state is indicated by BOE bit in CAN_ER register. In Bus-Off state, the bxCAN is no longer able to transmit and receive messages.

Depending on the ABOR bit in the CAN_CTLR register bxCAN will recover from Bus-Off (becomes error active again) either automatically or on software request. But in both cases the bxCAN has to wait at least for the recovery sequence specified in the CAN standard (128 occurrences of 11 consecutive recessive bits monitored on CANRX).

If ABOR is set, the bxCAN will start the recovering sequence automatically after it has entered Bus-Off state.

If ABOR is cleared, the software must initiate the recovering sequence by requesting bxCAN

to enter and to leave initialization mode.

21.3.9. bxCAN interrupts

Four interrupt vectors are dedicated to bxCAN. Each interrupt source can be independently enabled or disabled by means of the CAN Interrupt Enable Register (CAN_IER).

The interrupt sources can be classified into:

- transmit interrupt
- FIFO 0 interrupt
- FIFO 1 interrupt
- error and status change interrupt

Transmit interrupt

The transmit interrupt can be generated by the following events:

- Transmit mailbox 0 becomes empty, MTF0 bit in the CAN_TSTR register set.
- Transmit mailbox 1 becomes empty, MTF1 bit in the CAN_TSTR register set.
- Transmit mailbox 2 becomes empty, MTF2 bit in the CAN_TSTR register set.

FIFO 0 interrupt

The FIFO 0 interrupt can be generated by the following events:

- Reception of a new message, RFL0 bits in the CAN_RFR0 register are not '00'.
- FIFO0 full condition, RFF0 bit in the CAN_RFR0 register set.
- FIFO0 overrun condition, RFO0 bit in the CAN_RFR0 register set.

FIFO 1 interrupt

The FIFO 1 interrupt can be generated by the following events:

- Reception of a new message, RFL1 bits in the CAN_RFR1 register are not '00'.
- FIFO1 full condition, RFF1 bit in the CAN_RFR1 register set.
- FIFO1 overrun condition, RFO1 bit in the CAN_RFR1 register set.

Error and status change interrupt

The error and status change interrupt can be generated by the following events:

- Error condition, for more details on error conditions please refer to the CAN Error register (CAN_ER).

- Wakeup condition, SOF monitored on the CAN Rx signal.
- Enter into Sleep mode.

21.4. bxCAN registers

21.4.1. CAN control register (CAN_CTLR)

Address offset: 0x00

Reset value: 0x0001 0002

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															DFZ
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SR	Reserved							TTC	ABOR	AWK	ARD	RFOD	TFO	SWM	IWM
rs								rw	rw	rw	rw	rw	rw	rw	rw


Bits	Fields	Descriptions
31:17	Reserved	Keep the reset value
16	DFZ	Debug freeze 0: CAN reception and transmission working during debug 1: CAN reception and transmission stop working during debug
15	SR	Software reset 0: Normal operation. 1: Reset CAN with working mode of sleep. This bit is automatically reset to 0.
14:8	Reserved	Keep the reset value
7	TTC	Time-triggered communication 0: Disable time-triggered communication 1: Enable time-triggered communication
6	ABOR	Automatic bus-off recovery 0: The bus-off state is left manually by software 1: The bus-off state is left automatically by hardware
5	AWK	Automatic wakeup 0: The sleeping working mode is left manually by software 1: The sleeping working mode is left automatically by hardware
4	ARD	Automatic retransmission disable 0: Enable Automatic retransmission 1: Disable Automatic retransmission

3	RFOD	Receive FIFO overwrite disable 0: Enable receive FIFO overwrite when receive FIFO is full and overwrite the FIFO with the incoming frame 1: Disable receive FIFO overwrite when receive FIFO is full and discard the incoming frame
2	TFO	Transmit FIFO order 0: Order with the identifier of the frame 1: Order with first in and first out
1	SWM	Sleep working mode 0: Disable sleep working mode 1: Enable sleep working mode
0	IWM	Initial working mode 0: Disable initial working mode 1: Enable initial working mode

21.4.2. CAN status register (CAN_STR)

Address offset: 0x04

Reset value: 0x0000 0C02



Bits	Fields	Descriptions
31:12	Reserved	Keep the reset value
11	RX	RX level
10	LASTRX	Last sample value of Rx pin
9	RS	Receiving state 0: CAN is not working in the receiving state 1: CAN is working in the receiving state
8	TS	Transmitting state 0: CAN is not working in the transmitting state 1: CAN is working in the transmitting state
7:5	Reserved	Keep the reset value

4	SEIF	Status change interrupt flag of sleep working mode entering 0: CAN is not entering the sleep working mode 1: CAN is entering the sleep working mode. This bit is set while the interrupt is enabling.
3	WIF	Status change interrupt flag of wakeup from sleep working mode 0: Wakeup event is not coming 1: Wakeup event is coming. This bit is set while the interrupt is enabling.
2	EIF	Error interrupt flag 0: No error interrupt 1: Any error interrupt has happened while the interrupt is enabling.
1	SWS	Sleep working state 0: CAN is not the state of sleep working mode 1: CAN is the state of sleep working mode
0	IWS	Initial working state 0: CAN is not the state of initial working mode 1: CAN is the state of initial working mode

21.4.3. CAN transmit status register (CAN_TSTR)

Address offset: 0x08

Reset value: 0x1C00 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TMLS2	TMLS1	TMLS0	TME2	TME1	TME0	NUM[1:0]	MST2	Reserved	MTE2	MAL2	MTFNE2	MTF2			
r	r	r	r	r	r	r	rs		rc_w1	rc_w1	rc_w1	rc_w1			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MST1	Reserved	MTE1	MAL1	MTFNE1	MTF1	MST0	Reserved	MTE0	MAL0	MTFNE0	MTF0				
rs		rc_w1	rc_w1	rc_w1	rc_w1	rs		rc_w1	rc_w1	rc_w1	rc_w1				

Bits	Fields	Descriptions
31	TMLS2	Transmit mailbox 2 last sending in transmit FIFO This bit is set by hardware when transmit mailbox 2 has the last sending order in the transmit FIFO with at least two frame are pending.
30	TMLS1	Transmit mailbox 1 last sending in transmit FIFO This bit is set by hardware when transmit mailbox 1 has the last sending order in the transmit FIFO with at least two frame are pending.
29	TMLS0	Transmit mailbox 0 last sending in transmit FIFO This bit is set by hardware when transmit mailbox 0 has the last sending order in the transmit FIFO with at least two frame are pending.


28	TME2	Transmit mailbox 2 empty 0: Transmit mailbox 2 not empty 1: Transmit mailbox 2 empty
27	TME1	Transmit mailbox 1 empty 0: Transmit mailbox 1 not empty 1: Transmit mailbox 1 empty
26	TME0	Transmit mailbox 0 empty 0: Transmit mailbox 0 not empty 1: Transmit mailbox 0 empty
25:24	NUM[1:0]	These bits are the number of the transmit FIFO mailbox in which the frame will be transmitted if at least one mailbox is empty. These bits are the number of the transmit FIFO mailbox in which the frame will be transmitted lastly if all mailboxes are full.
23	MST2	Mailbox 2 stop transmitting This bit is set by the software to stop mailbox 2 transmitting. This bit is reset by the hardware while the mailbox 2 is empty.
22:20	Reserved	Keep the reset value
19	MTE2	Mailbox 2 transmit error This bit is set while the transmit error is occurred.
18	MAL2	Mailbox 2 arbitration lost This bit is set while the arbitration lost is occurred.
17	MTFNE2	Mailbox 2 transmit finished and no error 0: Mailbox 2 transmit finished with error 1: Mailbox 2 transmit finished and no error
16	MTF2	Mailbox 2 transmit finished 0: Mailbox 2 transmit is progressing 1: Mailbox 2 transmit finished
15	MST1	Mailbox 1 stop transmitting This bit is set by the software to stop mailbox 1 transmitting. This bit is reset by the hardware while the mailbox 1 is empty.
14:12	Reserved	Keep the reset value
11	MTE1	Mailbox 1 transmit error This bit is set while the transmit error is occurred.
10	MAL1	Mailbox 1 arbitration lost This bit is set while the arbitration lost is occurred.
9	MTFNE1	Mailbox 1 transmit finished and no error 0: Mailbox 1 transmit finished with error

		1: Mailbox 1 transmit finished and no error
8	MTF1	Mailbox 1 transmit finished 0: Mailbox 1 transmit is progressing 1: Mailbox 1 transmit finished
7	MST0	Mailbox 0 stop transmitting This bit is set by the software to stop mailbox 0 transmitting. This bit is reset by the hardware while the mailbox 0 is empty.
6:4	Reserved	Keep the reset value
3	MTE0	Mailbox 0 transmit error This bit is set while the transmit error is occurred.
2	MAL0	Mailbox 0 arbitration lost This bit is set while the arbitration lost is occurred.
1	MTFNE0	Mailbox 0 transmit finished and no error 0: Mailbox 0 transmit finished with error 1: Mailbox 0 transmit finished and no error
0	MTF0	Mailbox 0 transmit finished 0: Mailbox 0 transmit is progressing 1: Mailbox 0 transmit finished

21.4.4. CAN receive FIFO0 register (CAN_RFR0)

Address offset: 0x0C

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:6	Reserved	Keep the reset value
5	RFD0	Receive FIFO 0 dequeue This bit is set by the software to start dequeuing a frame from receive FIFO 0. This bit is reset by the hardware while the dequeuing is done.
4	RFO0	Receive FIFO 0 overfull 0: The receive FIFO 0 is not overfull.

		1: The receive FIFO 0 is overfull.
3	RFF0	Receive FIFO 0 full 0: The receive FIFO 0 is not full. 1: The receive FIFO 0 is full.
2	Reserved	Keep the reset value
1:0	RFL0	Receive FIFO 0 length These bits are the length of the receive FIFO0.

21.4.5. CAN receive FIFO1 register (CAN_RFR1)

Address offset: 0x10

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:6	Reserved	Keep the reset value
5	RFD1	Receive FIFO1 dequeue This bit is set by the software to start dequeuing a frame from receive FIFO1. This bit is reset by the hardware while the dequeuing is done.
4	RFO1	Receive FIFO1 overfull 0: The receive FIFO1 is not overfull. 1: The receive FIFO1 is overfull.
3	RFF1	Receive FIFO1 full 0: The receive FIFO1 is not full. 1: The receive FIFO1 is full.
2	Reserved	Keep the reset value
1:0	RFL1	Receive FIFO1 length These bits are the length of the receive FIFO1.

21.4.6. CAN interrupt enable register (CAN_IER)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved														SWIE	WIE
														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EIE	Reserved	ENIE	BOIE	EPIE	EWIE	Reserved	RFOIE1	RFFIE1	RFNEIE1	RFOIE0	RFFIE0	RFNEIE0	TMIE		
rw		rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	rw	


Bits	Fields	Descriptions
31:18	Reserved	Keep the reset value
17	SWIE	Sleep working interrupt enable 0: Sleep working interrupt disable. 1: Sleep working interrupt enable.
16	WIE	Wakeup interrupt enable 0: Wakeup interrupt disable. 1: Wakeup interrupt enable.
15	EIE	Error interrupt enable 0: Error interrupt disable. 1: Error interrupt enable.
14:12	Reserved	Keep the reset value
11	ENIE	Error number interrupt enable 0: Error number interrupt disable. 1: Error number interrupt enable.
10	BOIE	Bus-off interrupt enable 0: Bus-off interrupt disable. 1: Bus-off interrupt enable.
9	EPIE	Error passive interrupt enable 0: Error passive interrupt disable. 1: Error passive interrupt enable.
8	EWIE	Error warning interrupt enable 0: Error passive interrupt disable. 1: Error passive interrupt enable.
7	Reserved	Keep the reset value
6	RFOIE1	Receive FIFO1 overfull interrupt enable

		0: Receive FIFO1 overfull interrupt disable. 1: Receive FIFO1 overfull interrupt enable.
5	RFFIE1	Receive FIFO1 full interrupt enable 0: Receive FIFO1 full interrupt disable. 1: Receive FIFO1 full interrupt enable.
4	RFNEIE1	Receive FIFO1 not empty interrupt enable 0: Receive FIFO1 not empty interrupt disable. 1: Receive FIFO1 not empty interrupt enable.
3	RFOIE0	Receive FIFO0 overfull interrupt enable 0: Receive FIFO0 overfull interrupt disable. 1: Receive FIFO0 overfull interrupt enable.
2	RFFIE0	Receive FIFO0 full interrupt enable 0: Receive FIFO0 full interrupt disable. 1: Receive FIFO0 full interrupt enable.
1	RFNEIE0	Receive FIFO0 not empty interrupt enable 0: Receive FIFO0 not empty interrupt disable. 1: Receive FIFO0 not empty interrupt enable.
0	TMEIE	Transmit mailbox empty interrupt enable 0: Transmit mailbox empty interrupt disable. 1: Transmit mailbox empty interrupt enable.

21.4.7. CAN error register (CAN_ER)

Address offset: 0x18

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:24	REC[7:0]	Receive Error Count
23:16	TEC[7:0]	Transmit Error Count
15:7	Reserved	Keep the reset value
6:4	EN[2:0]	Error number

These bits indicate the error status of bit transformation. They are updated by the hardware. While the bit transformation is successful, they are equal to 0. Software can set these bits to 0b111.

- 000: No Error
- 001: Stuff Error
- 010: Form Error
- 011: Acknowledgment Error
- 100: Bit recessive Error
- 101: Bit dominant Error
- 110: CRC Error
- 111: Set by software

3	Reserved	Keep the reset value
2	BOE	Bus-off error Whenever the bxCAN enters buf-off state, the bit will be set by the hardware.
1	PE	Passive error Whenever the TEC or REC is greater than 127, the bit will be set by the hardware.
0	WE	Warning error Whenever the TEC or REC is greater than or equal to 96, the bit will be set by the hardware.

21.4.8. CAN bit timing register (CAN_BTR)

Address offset: 0x1C

Reset value: 0x0123 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SCM	LCM	Reserved				SJW[1:0]		Reserved	BS2[2:0]			BS[3:0]			
rw	rw					rw			rw			rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						BRP[9:0]									
															rw


Bits	Fields	Descriptions
31	SCM	Silent communication mode 0: Silent communication disable 1: Silent communication enable
30	LCM	Loopback communication mode 0: Loopback communication disable 1: Loopback communication enable

29:26	Reserved	Keep the reset value
25:24	SJW[1:0]	Resynchronization jump width Resynchronization jump width time quantum= SJW[1:0]+1
23	Reserved	Keep the reset value
22:20	BS2[2:0]	Bit segment 2 Bit segment 2 time quantum=BS2[2:0]+1
19:16	BS1[3:0]	Bit segment 1 Bit segment 1 time quantum=BS1[3:0]+1
15:10	Reserved	Keep the reset value
9:0	BRP[9:0]	Baud rate prescaler The CAN baud rate prescaler

21.4.9. CAN transmit mailbox identifier register (CAN_TMIRx) (x=0..2)

Address offset: 0x180, 0x190, 0x1A0

Reset value: 0xFFFF XXXX (bit0=0)




Bits	Fields	Descriptions
31:21	SFID[10:0]/EFID[28:18]	The frame identifier STID[10:0]: Standard format frame identifier EXID[28:18]: Extended format frame identifier
20:16	EFID[17:13]	The frame identifier EXID[17:13]: Extended format frame identifier
15:3	EFID[12:0]	The frame identifier EXID[12:0]: Extended format frame identifier
2	FF	Frame format 0: Standard format frame 1: Extended format frame
1	FT	Frame type 0: Data frame

		1: Remote frame
0	TE	Transmit enable
		0: Transmit disable
		1: Transmit enable
		This bit is set by the software when one frame will be transmitted and reset by the hardware when the transmit mailbox is empty.

21.4.10. CAN transmit mailbox property register (CAN_TMPRx) (x=0..2)

Address offset: 0x184, 0x194, 0x1A4

Reset value: 0xXXXX XXXX




Bits	Fields	Descriptions
31:16	TS[15:0]	Time stamp The time stamp of frame in transmit mailbox.
15:9	Reserved	Keep the reset value
8	TSE	Time stamp enable 0: Time stamp disable 1: Time stamp enable. The TS[15:0] will be transmitted in the DATA6 and DATA7 in DL. This bit is available while the TTC bit in CAN_CTRL is set.
7:4	Reserved	Keep the reset value
3:0	DLC[3:0]	Data length code DLC[3:0] is the number of bytes in a frame.

21.4.11. CAN transmit mailbox data0 register (CAN_TMD0Rx) (x=0..2)

Address offset: 0x188, 0x198, 0x1A8

Reset value: 0xXXXX XXXX





Bits	Fields	Descriptions
31:24	DB3[7:0]	Data byte 3
23:16	DB2[7:0]	Data byte 2
15:8	DB1[7:0]	Data byte 1
7:4	DB0[7:0]	Data byte 0

21.4.12. CAN transmit mailbox data1 register (CAN_TMD1Rx) (x=0..2)

Address offset: 0x18C, 0x19C, 0x1AC

Reset value: 0xFFFF XXXX





Bits	Fields	Descriptions
31:24	DB7[7:0]	Data byte 7
23:16	DB6[7:0]	Data byte 6
15:8	DB5[7:0]	Data byte 5
7:4	DB4[7:0]	Data byte 4

21.4.13. CAN receive FIFO mailbox identifier register (CAN_RFMRx) (x=0..1)

Address offset: 0x1B0, 0x1C0

Reset value: 0xFFFF XXXX






Bits	Fields	Descriptions
31:21	SFID[10:0]/EFID[28:18]	The frame identifier SFID[10:0]: Standard format frame identifier EFID[28:18]: Extended format frame identifier
20:16	EFID[17:13]	The frame identifier EFID[17:13]: Extended format frame identifier
15:3	EFID[12:0]	The frame identifier EFID[12:0]: Extended format frame identifier
2	FF	Frame format 0: Standard format frame 1: Extended format frame
1	FT	Frame type 0: Data frame 1: Remote frame
0	Reserved	Keep the reset value

21.4.14. CAN receive FIFO mailbox property register (CAN_RFMPRx) (x=0..1)

Address offset: 0x1B4, 0x1C4

Reset value: 0xFFFF XXXX




Bits	Fields	Descriptions
31:16	TS[15:0]	Time stamp The time stamp of frame in transmit mailbox.
15:8	FI[7:0]	Filtering index The index of the filter by which the frame is passed.

7:4	Reserved	Keep the reset value
3:0	DLC[3:0]	Data length code DLC[3:0] is the number of bytes in a frame.

21.4.15. CAN receive FIFO mailbox data0 register (CAN_RFMD0Rx) (x=0..1)

Address offset: 0x1B8, 0x1C8

Reset value: 0xXXXX XXXX



Bits	Fields	Descriptions
31:24	DB3[7:0]	Data byte 3
23:16	DB2[7:0]	Data byte 2
15:8	DB1[7:0]	Data byte 1
7:4	DB0[7:0]	Data byte 0

21.4.16. CAN receive FIFO mailbox data1 register (CAN_RFMD1Rx) (x=0..1)

Address offset: 0x1BC, 0x1CC

Reset value: 0xXXXX XXXX



Bits	Fields	Descriptions
31:24	DB7[7:0]	Data byte 7
23:16	DB6[7:0]	Data byte 6

15:8	DB5[7:0]	Data byte 5
7:4	DB4[7:0]	Data byte 4

21.4.17. CAN filter control register (CAN_FCTLR)

Address offset: 0x200

Reset value: 0x2A1C 0E01

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		HBC2F[5:0]						Reserved						FLD	
rw															

Bits	Fields	Descriptions
31:14	Reserved	Keep the reset value
13:8	HBC2F[5:0]	Header bank of CAN2 filter
7:1	Reserved	Keep the reset value
0	FLD	Filter lock disable 0: Filter lock enable 1: Filter lock disable

21.4.18. CAN filter mode register (CAN_FMR)

Address offset: 0x204

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				FM27	FM26	FM25	FM24	FM23	FM22	FM21	FM20	FM19	FM18	FM17	FM16
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FM15	FM14	FM13	FM12	FM11	FM10	FM9	FM8	FM7	FM6	FM5	FM4	FM3	FM2	FM1	FM0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Keep the reset value
27:0	FMx	Filter mode

0: Filter x with Mask mode

1: Filter x with List mode

21.4.19. CAN filter scale register (CAN_FSR)

Address offset: 0x20C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				FS27	FS26	FS25	FS24	FS23	FS22	FS21	FS20	FS19	FS18	FS17	FS16
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FS15	FS14	FS13	FS12	FS11	FS10	FS9	FS8	FS7	FS6	FS5	FS4	FS3	FS2	FS1	FS0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Keep the reset value
27:0	FSx	Filter scale 0: Filter x with 16-bit scale 1: Filter x with 32-bit scale

21.4.20. CAN filter associated FIFO register (CAN_FAFR)

Address offset: 0x214

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				FAF27	FAF26	FAF25	FAF24	FAF23	FAF22	FAF21	FAF20	FAF19	FAF18	FAF17	FAF16
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FAF15	FAF14	FAF13	FAF12	FAF11	FAF10	FAF9	FAF8	FAF7	FAF6	FAF5	FAF4	FAF3	FAF2	FAF1	FAF0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Keep the reset value
27:0	FAFx	Filter associated FIFO 0: Filter x associated with FIFO0 1: Filter x associated with FIFO1

21.4.21. CAN filter working register (CAN_FWR)

Address offset: 0x21C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				FW27	FW26	FW25	FW24	FW23	FW22	FW21	FW20	FW19	FW18	FW17	FW16
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FW15	FW14	FW13	FW12	FW11	FW10	FW9	FW8	FW7	FW6	FW5	FW4	FW3	FW2	FW1	FW0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Keep the reset value
27:0	FWx	Filter working 0: Filter x working disable 1: Filter x working enable

21.4.22. CAN filter x data y register (CAN_FxDyR) (x=0..27, y=0..1)

Address offset: 0x240..0x31C

Reset value: 0xFFFF XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FD31	FD30	FD29	FD28	FD27	FD26	FD25	FD24	FD23	FD22	FD21	FD20	FD19	FD18	FD17	FD16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FD15	FD14	FD13	FD12	FD11	FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Keep the reset value
27:0	FDx	Filter data Mask mode 0: Mask match disable 1: Mask match enable List mode 0: List identifier bit is 0 1: List identifier bit is 1

22. Secure digital input/output interface (SDIO)

22.1. SDIO main features

The SD/SD I/O /MMC card host interface (SDIO) provides an interface between the AHB peripheral bus and MultiMediaCard (MMC), SD memory cards, SD I/O cards and CE-ATA devices.

The MultiMediaCard system specifications are available through the MultiMediaCard Association website at www.jedec.org, published by the JEDEC SOLID STATE TECHNOLOGY ASSOCIATION.

SD memory card and SD I/O card system specifications are available through the SD card Association website at www.sdcard.org.

CE-ATA system specifications are available through the CE-ATA workgroup website at www.ce-ata.org.

The SDIO features include the following:

- Full compliance with MultiMediaCard System Specification Version 4.2(and previous versions). Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit
- Full compliance with *SD Memory Card Specifications Version 2.0*
- Full compliance with *SD I/O Card Specification Version 2.0*: card support for two different databus modes: 1-bit (default) and 4-bit
- Full support of the CE-ATA features (full compliance with *CE-ATA digital protocol Version 1.1*)
- Data transfer up to 416 Mbit/sec for the 8 bit mode(the maximum frequency of MMC4.2 is 52MHz)
- Data and command output enable signals to control external bidirectional drivers.
- Interrupt and DMA request to processor.
- Completion Signal enables and disable feature (CE-ATA).

Note: *SDIO supports only one SD/SD I/O /MMC4.2 card or CE-ATA device at any one time and a stack of MMC4.1 or previous.*

22.2. SDIO bus topology

After a power-on reset, the host must initialize the card by a special message-based bus protocol.

Each message is represented by one of the following tokens:

Command: a command is a token which starts an operation. A command is sent from the host to a card. A command is transferred serially on the CMD line.

Response: a response is a token which is sent from the card to the host as an answer to a previously received command. A response is transferred serially on the CMD line.

Data: data can be transferred from the card to the host or vice versa. Data is transferred via the data lines. The number of data lines used for the data transfer can be 1(DAT0), 4(DAT0-DAT3) or 8(DAT0-DAT7).

The structure of commands, responses and data blocks is described in chapter 22.4. Data transfers are composed of these tokens. One data transfer is a bus operation.


There are different types of operations. Addressed operations always contain a command and a response token. In addition, some operations have a data token; the others transfer their information directly within the command or response structure. In this case no data token is present in an operation. The bits on the DAT0-DAT7 and CMD lines are transferred synchronous to the host clock.

Two types of data transfer commands are defined:

- Stream commands: These commands initiate a continuous data stream; they are terminated only when a stop command follows on the CMD line. This mode reduces the command overhead to an absolute minimum (only MMC supports).
- Block-oriented commands: These commands send a data block succeeded by CRC bits. Both read and write operations allow either single or multiple block transmission. A multiple block transmission is terminated when a stop command follows on the CMD line similarly to the sequential read.

The basic transaction on the bus is the command/response transaction (refer to Figure 22-1). This type of bus transaction transfers their information directly within the command or response structure. In addition, some operations have a data token. Data transfers to/from the Card/Device are done in blocks.

Figure 22-1 SDIO “no response” and “no data” operations



Note that the Multiple Block operation mode is faster than Single Block operation. A multiple

block transmission is terminated when a stop command follows on the CMD line. Data transfer can be configured by the host to use single or multiple data lines. Figure 22-2 is the multiple blocks read operation and Figure 22-3 is the multiple block write operation. The block write operation uses a simple busy signal of the write operation duration on the data (DAT0) line. CE-ATA device has an optional busy before it is ready to receive the data.

Figure 22-2 SDIO multiple blocks read operation





Figure 22-3 SDIO multiple blocks write operation



Data transfers to/from SD memory cards, SD I/O cards(both IO only card and combo card) and CE-ATA device are done in data blocks. Data transfers to/from MMC are done in data blocks or streams. Figure and Figure 22-5 are the stream read and write operation.

Figure 22-4 SDIO sequential read operation





Figure 22-5 SDIO sequential write operation




22.3. SDIO functional description

The SDIO has two parts:

- The SDIO adapter block handles the card protocols for the MMC/SD/SD I/O /CE-ATA such as the clock management, command and data transfer.
- The AHB interface accesses the SDIO adapter registers, control data read/write, and generates interrupt and DMA request signals.

Figure 22-6 SDIO block diagram



22.3.1. SDIO adapter

The default bus width after power up is 1 bit bus width, the host can change the data bus width after initialization in the data transfer mode.

If a MMC is connected to the bus, data transfer can be configured by the host to use SDIO_DAT0, SDIO_DAT[3:0] or SDIO_DAT[7:0]. MMC V3.31 or previous, supports only 1 bit of data so only SDIO_DAT0 can be used. If an SD or SD I/O card is connected to the bus,

data transfer can be configured by the host to use SDIO_DAT0 or SDIO_DAT[3:0]. All data lines are operating in push-pull mode.

The SD/SD I/O /MMC/CE-ATA transfers data via a configurable number of data bus signals. The communication signals are:

SDIO_CLK: SDIO_CLK is the clock to the card. Each cycle of this signal directs a one bit transfer on the command and on all the data lines. The clock frequency can vary between 0 MHz and 20 MHz for a MultiMediaCard V3.31, between 0 and 52 MHz for a MultiMediaCard V4.2, or between 0 and 25 MHz for an SD/SD I/O card.

The SDIO uses two clock signals: SDIO adapter clock (SDIO_CLK = HCLK) and AHB bus clock (HCLK/2)

SDIO_CMD: This signal is a bidirectional command channel used for card initialization and transfer of commands. Commands are sent from the SDIO controller to the card and responses are sent from the card to the host. The CMD signal has two operation modes: open-drain for initialization (only for MMC3.31 or previous), and push-pull for command transfer (SD/SD I/O card MMC4.2 use push-pull drivers also for initialization).

SDIO_DAT[7:0]: These are bidirectional data channels. The DAT signals operate in push-pull mode. Only the card or the host is driving these signals at a time. By default, after power up or reset, only DAT0 is used for data transfer. A wider data bus can be configured for data transfer, using either DAT0-DAT3 or DAT0-DAT7 (just for MMC4.2), by the SDIO controller. The SDIO includes internal pull ups for data lines DAT1-DAT7. Right after entering to the 4bit mode the card disconnects the internal pull ups of lines DAT1 and DAT2 (DAT3 internal pull up is left connected due to the SPI mode CS usage). Correspondingly right after entering to the 8bit mode the card disconnects the internal pull ups of lines DAT1, DAT2 and DAT4-DAT7.

Table 22-1 SDIO I/O definitions

Pin function	Direction	Description
SDIO_CLK	O	SD/SD I/O /MMC clock
SDIO_CMD	I/O	Command input/output
SDIO_DAT[7:0]	I/O	Data input/output for data lines DAT[7:0]

The SDIO adapter is an interface to SD/SD I/O /MMC/CE-ATA. It consists of five subunits:

Register block: The register block which contains all system registers generates the signals to control the communication between the controller and card.

Control unit: The control unit contains the power management functions and the clock divider for the memory card clock.

Command unit: The command unit sends commands to and receives responses from the cards.

Data unit: The data subunit transfers data to and from cards.

Data FIFO: The data FIFO unit has a data buffer, uses as transmit and receive FIFO. The FIFO contains a 32-bit wide, 32-word deep data buffer.

22.3.2. AHB interface

The AHB interface can generate interrupt and DMA request, access data FIFO and SDIO adapter registers. It includes a data unit, registers decoder, and the interrupt / DMA logic.

The interrupt logic generates interrupt when at least one of the selected status flags is high. A interrupt enable register is provided to allow the logic to generate an corresponding interrupt.

The DMA interface provides a method for fast data transfers between the SDIO data FIFO and memory. The following describes how to implement this method:

1. Completes the card identification process
2. Increase the SDIO_CLK frequency
3. Send CMD7 to select the card and configure the bus width
4. Configure the DMA2 as follows:

Enable DMA2 controller and clear any pending interrupts. Configure the DMA2_Channel4 source address register with the memory base address and DMA2_Channel4 destination address register with the SDIO_FIFO register address. Program DMA2_Channel4 control register (memory increment, not peripheral increment, peripheral and source width is word size, M2M disable).

5. Send CMD24 (WRITE_BLOCK) as follows:

Write the data size in bytes in the DTLEN register. Write the block size in bytes (DTBLKSIZE) in the DTCTLR register; the host sends data in blocks of size DTBLKSIZE each. Program SDIO_PARA register with the data address, where data should be written. Program the SDIO command register: CMDIndex with 24, WAITRESP with 1 (SDIO card host waits for a short response); CPSMEN with '1' (enable to send a command). Other fields are their reset value.

When the CMDREND flag is set, program the SDIO data control register: DTEN with 1 (enable to send data); DTDIR with 0 (from controller to card); DTMODE with 0 (block data transfer); DMAEN with 1 (DMA enabled); DBLOCKSIZE with 0x9 (512 bytes). Other bits don't care.

Wait for DBCKEND flag is set. Check that no channels are still enabled by polling the DMA Interrupt Status register.

22.3.3. SDIO state machine

The SDIO state machine describes the required SDIO behavior for the host. The physical

layer is decomposed into a command state machine and a data state machine. The command state machine is responsible for the CMD line on the bus and is in control of the physical layer. The data state machine is responsible for the DATx lines on the bus. The data state machine performs operations as requested by the command state machine and primarily acts as a data movement engine.

SDIO Command State Machine

CS_Idle	After reset, ready to send command.		
1.CSM enabled and WAITPD enabled	→	CS_Pend	
2.CSM enabled and WAITPD disabled	→	CS_Send	
3.CSM disabled	→	CS_Idle	
Note: The state machine remains in the Idle state for at least eight SDIO_CLK periods to meet the N_{CC} and N_{RC} timing constraints. N_{CC} is the minimum delay between two host commands, and N_{RC} is the minimum delay between the host command and the response.			

CS_Pend	Waits for the end of data transfer		
1.The data transfer complete	→	CS_Send	
2.CSM disabled	→	CS_Idle	

CS_Send	Sending the command		
1.The command transmitted has response	→	CS_Wait	
2.The command transmitted doesn't have response	→	CS_Idle	
3.CSM disabled	→	CS_Idle	

CS_Wait	Wait for the start bit of the response.		
1.Receive the response(detected the start bit)	→	CS_Receive	
2.Timeout is reached without receiving the response	→	CS_Idle	
3.CSM disabled	→	CS_Idle	
Note: The command timeout has a fixed value of 64 SDIO_CLK clock periods.			

CS_Receive	Receive the response and check the CRC		
1. Response Received in CE-ATA mode and interrupt disabled and wait for CE-ATA Command Completion signal enabled	→	CS_Waitcompl	
2.Response Received in CE-ATA mode and interrupt disabled and wait for CE-ATA Command Completion signal disabled	→	CS_Pend	
3.CSM disabled	→	CS_Idle	
4.Response received	→	CS_Idle	

5.Command CRC failed	→	CS_Idle
----------------------	---	---------

CS_Waitcompl	Wait for the Command Completion signal	
1.CE-ATA Command Completion signal received	→	CS_Idle
2.CSM disabled	→	CS_Idle
3.Command CRC failed	→	CS_Idle

SDIO Data State Machine

DS_Idle	The data unit is inactive, waiting for send and receive	
1.DSM enabled and data transfer direction is from host to card	→	DS_WaitS
2.DSM enabled and data transfer direction is from card to host	→	DS_WaitR
3.DSM enabled and Read Wait Started and SD I/O mode enabled	→	DS_Readwait

DS_WaitS	Wait until the data FIFO empty flag is deasserted or data transfer ended	
1.Data transfer ended	→	DS_Idle
2.DSM disabled	→	DS_Idle
3.Data FIFO empty flag is deasserted	→	DS_Send

DS_Send	Transmit data to the card	
1.Data block transmitted	→	DS_Busy
2.DSM disabled	→	DS_Idle
3.Data FIFO underrun error occurs	→	DS_Idle
4. Internal CRC error	→	DS_Idle

DS_Busy	Waits for the CRC status flag	
1.Receive a positive CRC status	→	DS_WaitS
1.Receive a negative CRC status	→	DS_Idle
2.DSM disabled	→	DS_Idle
3.Timeout occurs	→	DS_Idle
Note: The command timeout programmed in the data timer register (SDIO_DTTR).		

DS_WaitR	Wait for the start bit of the receive data	
1.Data receive ended	→	DS_Idle
2.DSM disabled	→	DS_Idle
3.Data timeout reached	→	DS_Idle
4.Receives a start bit before timeout	→	DS_Receive

Note: The command timeout programmed in the data timer register (SDIO_DTTR).

DS_Receive	Receive data from the card and write it to the data FIFO		
1.Data block received	→		DS_WaitR
2.Data transfer ended	→		DS_WaitR
3.Data FIFO overrun error occurs	→		DS_Idle
4.Data received and Read Wait Started and SD I/O mode enabled	→		DS_Readwait
5. DSM disabled or CRC fails	→		DS_Idle

DS_Readwait	Wait for the read wait stop command		
1. ReadWait stop enabled	→		DS_WaitR
2.DSM disabled	→		DS_Idle

22.4. Card functional description

22.4.1. Card registers

Within the card interface registers are defined: OCR, CID, CSD, EXT_CSD, RCA, DSR and SCR. These can be accessed only by corresponding commands. The OCR, CID, CSD and SCR registers carry the card/content specific information, while the RCA and DSR registers are configuration registers storing actual configuration parameters. The EXT_CSD register carries both, card specific information and actual configuration parameters. For specific information, please refer to the relevant specifications.

OCR register: The 32-bit operation conditions register (OCR) stores the VDD voltage profile of the card and the access mode indication (MMC). In addition, this register includes a status information bit. This status bit is set if the card power up procedure has been finished. The register is a little different between MMC and SD card. The host can use CMD1 (MMC), ACMD41 (SD memory), CMD5 (SD I/O) to get the content of this register.

CID register: The Card Identification (CID) register is 128 bits wide. It contains the card identification information used during the card identification phase. Every individual Read/Write (RW) card shall have a unique identification number. The host can use CMD2 and CMD10 to get the content of this register.

CSD register: The Card-Specific Data register provides information regarding access to the card contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed, whether the DSR register can be used, etc. The programmable part of the register can be changed by CMD27. The host can use CMD9 to get the content of this register.

Extended CSD Register: Just MMC4.2 has this register. The Extended CSD register defines the card properties and selected modes. It is 512 bytes long. The most significant 320 bytes are the Properties segment, which defines the card capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the card is working in. These modes can be changed by the host by means of the SWITCH command. The host can use CMD8 (just MMC supports this command) to get the content of this register.

RCA register: The writable 16-bit relative card address register carries the card address that is published by the card during the card identification. This address is used for the addressed host-card communication after the card identification procedure. The default value of the RCA register is 0x0001. The value 0x0000 is reserved to set all cards into the Stand-by State with CMD7. The host can use CMD3 to ask the card to publish a new relative address (RCA).

DSR register (Optional): The 16-bit driver stage register can be optionally used to improve the bus performance for extended operating conditions (depending on parameters like bus length, transfer rate or number of cards). The CSD register carries the information about the DSR register usage. The default value of the DSR register is 0x404. The host can use CMD4 to get the content of this register.

SCR register: Just SD/SD I/O (if has memory port) have this register. In addition to the CSD register, there is another configuration register named SD CARD Configuration Register (SCR), which is only for SD card. SCR provides information on the SD Memory Card's special features that were configured into the given card. The size of SCR register is 64 bits. This register shall be set in the factory by the SD Memory Card manufacturer. The host can use ACMD51 to get the content of this register.

22.4.2. Commands

Commands types

There are four kinds of commands defined to control the Card:

- Broadcast commands (bc), no response
- Broadcast commands with response (bcr) response from all cards simultaneously
- Addressed (point-to-point) commands (ac) no data transfer on DAT
- Addressed (point-to-point) data transfer commands (adtc) data transfer on DAT

Command format

All commands have a fixed code length of 48 bits, needing a transmission time of 1.92 μ s (25 MHz) 0.96 μ s(50 MHz) and 0.92 μ s(52 MHz).

Table 22-2 Command format

Bit position	47	46	[45:40]	[19:8]	[7:1]	0
Width	1	1	6	32	7	1
Value	'0'	'1'	x	x	x	'1'
Description	start bit	transmission bit	command index	argument	CRC7	end bit

A command always starts with a start bit (always 0), followed by the bit indicating the direction of transmission (host = 1). The next 6 bits indicate the index of the command, this value being interpreted as a binary coded number (between 0 and 63). Some commands need an argument (e.g. an address), which is coded by 32 bits. A value denoted by 'x' in the table above indicates this variable is dependent on the command. All commands are protected by a CRC7. Every command codeword is terminated by the end bit (always 1).

Command classes

The command set of the Card system is divided into several classes (See Table xxx). Each class supports a set of card functionalities. Table 22-3 determines the setting of CCC from the card supported commands.

For SD cards, Class 0, 2, 4, 5 and 8 are mandatory and shall be supported. Class 7 except CMD40 is mandatory for SDHC. The other classes are optional. The supported Card Command Classes (CCC) are coded as a parameter in the card specific data (CSD) register of each card, providing the host with information on how to access the card.

For MMC cards, Class 0 is mandatory and shall be supported. The other classes are either mandatory only for specific card types or optional. By using different classes, several configurations can be chosen (e.g. a block writable card or a stream readable card). The supported Card Command Classes (CCC) are coded as a parameter in the card specific data (CSD) register of each card, providing the host with information on how to access the card.

For CE-ATA device, the device shall support the MMC commands required to achieve the transfer state during device initialization. Other interface configuration settings, such as bus width, may require additional MMC commands also be supported. See the MMC reference. CE-ATA makes use of the following MMC commands: CMD0 - GO_IDLE_STATE, CMD12 - STOP_TRANSMISSION, CMD39 - FAST_IO, CMD60 - RW_MULTIPLE_REGISTER, CMD61 - RW_MULTIPLE_BLOCK. GO_IDLE_STATE (CMD0), STOP_TRANSMISSION (CMD12), and FAST_IO (CMD39) are as defined in the MMC reference. RW_MULTIPLE_REGISTER (CMD60) and RW_MULTIPLE_BLOCK (CMD61) are MMC commands defined by CE-ATA.

Table 22-3 Card Command Classes (CCCs)

	Card command class(CCC)	0	1	2	3	4	5	6	7	8	9	10	11
Supported command	Class description	basic	Stream read	Block read	Stream write	Block write	erase	write protection	Lock card	application specific	I/O mode	switch	reserved
CMD0	M	+											
CMD1	M	+											
CMD2	M	+											
CMD3	M	+											
CMD4	M	+											
CMD5	O										+		
CMD6	M											+	
CMD7	M	+											
CMD8	M	+											
CMD9	M	+											
CMD10	M	+											
CMD11	M		+										
CMD12	M	+											
CMD13	M	+											
CMD14	M	+											
CMD15	M	+											
CMD16	M			+		+			+				
CMD17	M			+									
CMD18	M			+									
CMD19	M	+											
CMD20	M				+								
CMD23	M			+		+							
CMD24	M					+							
CMD25	M					+							
CMD26	M					+							
CMD27	M					+							
CMD28	M							+					
CMD29	M							+					
CMD30	M							+					
CMD32	M						+						
CMD33	M						+						
CMD34	O											+	

CMD35	O												+	
CMD36	O												+	
CMD37	O												+	
CMD38	M						+							
CMD39													+	
CMD40													+	
CMD42									+					
CMD50	O												+	
CMD52	O												+	
CMD53	O												+	
CMD55	M									+				
CMD56	M									+				
CMD57	O												+	
CMD60	M									+				
CMD61	M									+				
ACMD6	M									+				
ACMD13	M									+				
ACMD22	M									+				
ACMD23	M									+				
ACMD41	M									+				
ACMD42	M									+				
ACMD51	M									+				

Note: 1. CMD1, CMD11, CMD14, CMD19, CMD20, CMD23, CMD26, CMD39 and CMD40 are only available for MMC. CMD5, CMD32-34, CMD50, CMD52, CMD53, CMD57 and ACMDx are only available for SD card. CMD60, CMD61 are only available for CE-ATA device.

2. All the ACMDs shall be preceded with APP_CMD command (CMD55).

3. CMD8 has different meaning for MMC and SD memory.

Detailed command description

The following tables describe in detail all bus commands. The responses R1-R7 are defined in Chapter 22.4.3. The registers CID, CSD and DSR are described in Chapter 22.4.1. The card shall ignore stuff bits and reserved bits in a argument.

Table 22-4 Basic Commands (class 0)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD0	bc	[31:0] stuff bits	-	GO_IDLE_STATE	Resets all cards to idle state

CMD1	bc	[31:0] OCR without busy	R3	SEND_OP_COND	Asks the card, in idle state, to send its Operating Conditions Register contents in the response on the CMD line.
CMD2	bcr	[31:0] stuff bits	R2	ALL_SEND_CID	Asks any card to send the CID numbers on the CMD line (any card that is connected to the host will respond)
CMD3	bcr	[31:0] stuff bits	R6	SEND_RELATIVE_ADDR	Ask the card to publish a new relative address (RCA)
CMD4	bc	[31:16] DSR [15:0] stuff bits	-	SET_DSR	Programs the DSR of all cards
CMD5	bcr	[31:25]reserved bits [24]S18R [29:24]reserved bits [23:0] I/O OCR	R4	IO_SEND_OP_COND	Only for I/O cards. It is similar to the operation of ACMD41 for SD memory cards, used to inquire about the voltage range needed by the I/O card.
CMD6	ac	[31:26] Set to 0 [25:24] Access [23:16] Index [15:8] Value [7:3] Set to 0 [2:0] Cmd Set	R1b	SWITCH	Only for MMC. Switches the mode of operation of the selected card or modifies the EXT_CSD registers.
CMD7	ac	[31:16] RCA [15:0] stuff bits	R1b	SELECT/DESELECT_CARD	Command toggles a card between the stand-by and transfer states or between the programming and disconnects states. In both cases the card is selected by its own relative address and gets deselected by any other address; address 0 deselects the card.
CMD8	bcr	[31:12]reserved bits [11:8]supply voltage(VHS) [7:0]check pattern	R7	SEND_IF_COND	Sends SD Memory Card interface condition, which includes host supply voltage information and asks the card whether card supports voltage. Reserved bits shall be set to '0'.
CMD8	adtc	[31:0] stuff bits	R1	SEND_EXT_CSD	For MMC only. The card sends its EXT_CSD register as a block of data.
CMD9	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CSD	Addressed card sends its card-specific data (CSD) on the CMD line.

CMD10	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CID	Addressed card sends its card identification (CID) on CMD the line.
CMD12	ac	[31:0] stuff bits	R1b _	STOP TRANSMISSION	Forces the card to stop transmission
CMD13	ac	[31:16] RCA [15:0] stuff bits	R1	SEND_STATUS	Addressed card sends its status register.
CMD14	adtc	[31:0] stuff bits	R1	BUSTEST_R	A host reads the reversed bus testing data pattern from a card.
CMD15	ac	[31:16] RCA [15:0] reserved bits	-	GO_INACTIVE_ STATE	Sends an addressed card into the Inactive State. This command is used when the host explicitly wants to deactivate a card.
CMD19	adtc	[31:0] stuff bits	R1	BUSTEST_W	A host sends the bus test data pattern to a card.

Table 22-5 Block-Oriented Read Commands (class 2)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	In the case of a Standard Capacity SD and MMC, this command sets the block length (in bytes) for all following block commands (read, write, lock). Default is 512 Bytes. Set length is valid for memory access commands only if partial block read operation are allowed in CSD. In the case of a High Capacity SD Memory Card, block length set by CMD16 command does not affect the memory read and write commands. Always 512 Bytes fixed block length is used. In both cases, if block length is set larger than 512 Bytes, the card sets the BLOCK_LEN_ERROR bit.
CMD17	adtc	[31:0] data address	R1	READ_SINGLE_BLOCK	In the case of a Standard Capacity SD and MMC, this command, this command reads a block of the size selected by the SET_BLOCKLEN command.

					In the case of a High Capacity Card, block length is fixed 512 Bytes regardless of the SET_BLOCKLEN command.
CMD18	adtc	[31:0] data address	R1 _	READ_MULTIPLE_BLOCK	Continuously transfers data blocks from card to host until interrupted by a STOP_TRANSMISSION command. Block length is specified the same as READ_SINGLE_BLOCK command.
NOTE: The transferred data must not cross a physical block boundary, unless READ_BLK_MISALIGN is set in the CSD register					

Table 22-6 Stream read commands (class 1) and Stream write commands (class 3)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD11	adtc	[31:0] data address	R1	READ_DAT_UNTIL_STOP	Reads data stream from the card, starting at the given address, until a STOP_TRANSMISSION follows.
CMD20	adtc	[31:0] data address	R1	WRITE_DAT_UNTIL_STOP	Writes data stream from the host, starting at the given address, until a STOP_TRANSMISSION follows.
NOTE: The transferred data must not cross a physical block boundary, unless READ_BLK_MISALIGN is set in the CSD register					

Table 22-7 Block-Oriented Write Commands (class 4)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	See description in Table 004
CMD23	ac	[31:16] set to 0 [15:0] number of blocks	R1	SET_BLOCK_COUNT	Defines the number of blocks which are going to be transferred in the immediately succeeding multiple block read or write command. If the argument is all 0s, the subsequent read/write operation will be openended.

CMD24	adtc	[31:0] data address	R1	WRITE_BLOCK	In the case of a Standard Capacity SD, this command writes a block of the size selected by the SET_BLOCKLEN command. In the case of a SDHC, block length is fixed 512 Bytes regardless of the SET_BLOCKLEN command.
CMD25	adtc	[31:0] data address	R1	WRITE_MULTIPLE_BLOCK	Continuously writes blocks of data until a STOP_TRANSMISSION follows. Block length is specified the same as WRITE_BLOCK command.
CMD26	adtc	[31:0] stuff bits	R1	PROGRAM_CID	Programming of the card identification register. This command shall be issued only once. The card contains hardware to prevent this operation after the first programming. Normally this command is reserved for the manufacturer.
CMD27	adtc	[31:0] stuff bits	R1	PROGRAM_CSD	Programming of the programmable bits of the CSD.
<p>Note: 1. The data transferred shall not cross a physical block boundary unless WRITE_BLK_MISALIGN is set in the CSD. In the case that write partial blocks is not supported, then the block length=default block length (given in CSD).</p> <p>2. Data address is in byte units in a Standard Capacity SD Memory Card and in block (512 Byte) units in a High Capacity SD Memory Card.</p>					

Table 22-8 Erase Commands (class 5)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD32	ac	[31:0] data address	R1	ERASE_WR_BLK_START	Sets the address of the first write block to be erased.(SD)
CMD33	ac	[31:0] data address	R1	ERASE_WR_BLK_END	Sets the address of the last write block of the continuous range to be erased.(SD)
CMD35	ac	[31:0]data address	R1	ERASE_GROUP_START	Sets the address of the first erase group within a range to be selected for erase.(MMC)
CMD36	ac	[31:0]data address	R1	ERASE_GROUP_END	Sets the address of the last erase group within a continuous range to

					be selected for erase.(MMC)
CMD38	ac	[31:0] stuff bits	R1b	ERASE	Erases all previously selected write blocks.
<p>Note: 1. CMD34 and CMD37 are reserved in order to maintain backwards compatibility with older versions of the MMC.</p> <p>2. Data address is in byte units in a Standard Capacity SD Memory Card and in block (512 Byte) units in a High Capacity SD Memory Card.</p>					

Table 22-9 Block Oriented Write Protection Commands (class 6)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD28	ac	[31:0] data address	R1b	SET_WRITE_PROT	If the card has write protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the card specific data (WP_GRP_SIZE). A High Capacity SD Memory Card does not support this command.
CMD29	ac	[31:0] data address	R1b	CLR_WRITE_PROT	If the card provides write protection features, this command clears the write protection bit of the addressed group.
CMD30	adtc	[31:0] write protect data address	R1	SEND_WRITE_PROT	If the card provides write protection features, this command asks the card to send the status of the write protection bits.
<p>Note: 1. High Capacity SD Memory Card does not support these three commands.</p>					

Table 22-10 Lock Card (class 7)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD16	ac	[31:0] block length	R1	SET_BLOCK_LEN	See description in Table 004
CMD42	adtc	[31:0] Reserved	R1	LOCK_UNLOCK	Used to set/reset the password or

		bits (Set all 0)			lock/unlock the card. The size of the data block is set by the SET_BLOCK_LEN command. Reserved bits in the argument and in Lock Card Data Structure shall be set to 0.
--	--	------------------	--	--	--

Table 22-11 Application-specific Commands (class 8)

Cmd index	type	argument	Response format	Abbreviation	Description
ACMD41	bcr	[31]reserved bit [30]HCS [29:24]reserved bits [23:0]VDD Voltage Window(OCR[23:0])	R3	SD_SEND_OP_COND	Sends host capacity support information (HCS) and asks the accessed card to send its operating condition register (OCR) content in the response. HCS is effective when card receives SEND_IF_COND command. CCS bit is assigned to OCR[30].
ACMD42	ac	[31:1] stuff bits [0]set_cd	R1	SET_CLR_CARD_DETECT	Connect[1]/Disconnect[0] the 50K pull-up resistor on CD/DAT3 (pin 1) of the card.
ACMD51	adtc	[31:0] stuff bits	R1	SEND_SCR	Reads the SD Configuration Register (SCR).
CMD55	ac	[31:16] RCA [15:0] stuff bits	R1	APP_CMD	Indicates to the card that the next command is an application specific command rather than a standard command.
CMD56	adtc	[31:1] stuff bits. [0]: RD/WR	R1	GEN_CMD	Used either to transfer a data block to the card or to get a data block from the card for general purpose/application specific command. The host sets RD/WR=1 for reading data from the card and sets to 0 for writing data to the card.
CMD60	adtc	[31]WR [23:18] Address [7:2] Byte Count Other bits are reserved bits.	R1(read)/R1b(write)	RW_MULTIPLE_REGISTER	Read or write register in address range.
CMD61	adtc	[31]WR [15:0] Data Unit	R1(read)/R1b(write)	RW_MULTIPLE_BLOCK	Read or write data block in address range.

		Count Other bits are reserved bits	(write)		
--	--	---------------------------------------	---------	--	--

Note: 1. ACMDx is Application-specific Commands for SD memory.
2. CMD60, CMD61 are Application-specific Commands for CE-ATA device.

Table 22-12 I/O Mode Commands (class 9)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD39	ac	[31:16] RCA [15:15] register write flag [14:8] register address [7:0] register data	R4	FAST_IO	Used to write and read 8 bit (register) data fields. The command addresses a card and a register and provides the data for writing if the write flag is set. The R4 response contains data read from the addressed register if the write flag is cleared to 0. This command accesses application dependent registers which are not defined in the MMC standard.
CMD40	bcr	[31:0] stuff bits	R5	GO_IRQ_STATE	Sets the system into interrupt mode
CMD52	adtc	[31] R/W Flag [30:28] Function Number [27] RAW Flag [26] Stuff Bits [25:9] Register Address [8] Stuff Bits [7:0] Write Data/Stuff Bits	R5	IO_RW_DIRECT	The IO_RW_DIRECT is the simplest means to access a single register within the total 128K of register space in any I/O function, including the common I/O area (CIA). This command reads or writes 1 byte using only 1 command/response pair. A common use is to initialize registers or monitor status values for I/O functions. This command is the fastest means to read or write single I/O registers, as it requires only a single command/response pair.
CMD53	adtc	[31] R/W Flag [30:28] Function Number [27] Block Mode [26] OP code [25:9] Register Address		IO_RW_EXTENDED	This command allows the reading or writing of a large number of I/O registers with a single command.

		[8:0] Byte/Block Count			
Note: 1. CMD39, CMD40 are only for MMC. 2. CMD52, CMD53 are only for SD I/O card.					

Table 22-13 Switch Function Commands (class 10)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD6	adtc	[31] Mode 0: Check function 1: Switch function [30:24] reserved [23:20] reserved for function group 6 (0h or Fh) [19:16] reserved for function group 5 (0h or Fh) [15:12] reserved for function group 4 (0h or Fh) [11:8] reserved for function group 3 (0h or Fh) [7:4] function group 2 for command system [3:0] function group 1 for access mode	R1	SWITCH_FUNC	Only for SD memory and SD I/O. Checks switchable function (mode 0) and switch card function (mode 1).

22.4.3. Responses

All responses are sent on the CMD line. The response transmission always starts with the left bit of the bit string corresponding to the response codeword. The code length depends on the response type.

A response always starts with a start bit (always 0), followed by the bit indicating the direction of transmission (card = 0). A value 'x' in the tables below indicates a variable entry. All responses except for the type R3 are protected by a CRC. Every command codeword is

terminated by the end bit (always 1).

R1 (normal response command)

Code length is 48 bits. The bits 45:40 indicate the index of the command to be responded to, this value being interpreted as a binary coded number (between 0 and 63). The status of the card is coded in 32 bits. Note that if a data transfer to the card is involved, then a busy signal may appear on the data line after the transmission of each block of data. The host shall check for busy after data block transmission. The card status is described in Chapter 22.4.4.

Table 22-14 Response R1

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width	1	1	6	32	7	1
Value	'0'	'0'	x	x	x	'1'
description	start bit	transmission bit	command index	card status	CRC7	end bit

R1b

R1b is identical to R1 with an optional busy signal transmitted on the data line DAT0. The card may become busy after receiving these commands based on its state prior to the command reception. The Host shall check for busy at the response.

R2 (CID, CSD register)

Code length is 136 bits. The contents of the CID register are sent as a response to the commands CMD2 and CMD10. The contents of the CSD register are sent as a response to CMD9. Only the bits [127...1] of the CID and CSD are transferred, the reserved bit [0] of these registers is replaced by the end bit of the response.

Table 22-15 Response R2

Bit position	135	134	[133:128]	[127:1]	0
Width	1	1	6	127	1
Value	'0'	'0'	'111111'	x	'1'
description	start bit	Transmission bit	reserved	CID or CSD register and internal CRC7	end bit

R3 (OCR register)

Code length is 48 bits. The contents of the OCR register are sent as a response to ACMD41 (SD memory), CMD1 (MMC). The response of different cards may have a little different.

Table 22-16 Response R3

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width	1	1	6	32	7	1

Value	'0'	'0'	'111111'	x	'1111111'	'1'
description	start bit	Transmission bit	reserved	OCR register	reserved	End bit

R4 (Fast I/O)

For MMC only. Code length 48 is bits. The argument field contains the RCA of the addressed card, the register address to be read out or written to, and its contents. The status bit in the argument is set if the operation was successful.

Table 22-17 Response R4 for MMC

Bit position	47	46	[45:40]	[39:8] Argument field				[7:1]	0
Width	1	1	6	16	1	7	8	7	1
Value	'0'	'0'	'100111'	x	x	x	x	x	'1'
description	start bit	transmission bit	CMD39	RCA [31:16]	status [15]	register address [14:8]	read register contents [7:0]	CR C 7	end bit

R4b

For SD I/O only. Code length is 48 bits. The SDIO card receive the CMD5 will respond with a unique SD I/O response R4.

Table 22-18 Response R4 for SD I/O

Bit position	47	46	[45:40]	39	[38:36]	35	[34:32]	31	[30:8]	[7:1]	0
Width	1	1	6	1	3	1	3	1	24	7	1
Value	'0'	'0'	'1111111'	x	x	x	'000'	x	x	'1111111'	1
description	start bit	transmission bit	Reserved	C	Number of I/O functions	Memory Present	Stuff Bits	S18A	I/O OCR	Reserved	end bit

R5 (Interrupt request)

For MMC only. Code length is 48 bits. If the response is generated by the host, the RCA field in the argument will be 0x0.

Table 22-19 Response R5 for MMC

Bit position	47	46	[45:40]	[39:8] Argument field			[7:1]	0
Width	1	1	6	16	16		7	1

Value	'0'	'0'	'101000'	x	x	x	'1'
description	start bit	transmission bit	CMD40	RCA [31:16] of winning card or of the host	[15:0] Not defined. May be used for IRQ data	CR C7	end bit

R5b

For SD I/O only. The SDIO card's response to CMD52 and CMD53 is R5. If the communication between the card and host is in the 1-bit or 4-bit SD mode, the response shall be in a 48-bit response (R5).

Table 22-20 Response R5 for SD I/O

Bit position	47	46	[45:40]	[39:24]	[23:16]	[15:8]	[7:1]	0
Width	1	1	6	16	8	8	7	1
Value	'0'	'0'	'11020X'	'0'	x	x	x	'1'
description	start bit	transmission bit	CMD52/53	Stuff Bits	Response Flags	Read or Write Data	CRC7	end bit

R6 (Published RCA response)

Code length is 48 bit. The bits [45:40] indicate the index of the command to be responded to (CMD3). The 16 MSB bits of the argument field are used for the Published RCA number.

Table 22-21 Response R6

Bit position	47	46	[45:40]	[39:8] Argument field		[7:1]	0
Width	1	1	6	16	16	7	1
Value	'0'	'0'	'000011'	x	x	x	'1'
description	start bit	transmission bit	CMD3	New published RCA of the card	card status bits:23,22,19,12:0	CRC7	end bit

R7 (Card interface condition)

For SD memory only. Code length is 48 bits. The card support voltage information is sent by the response of CMD8. Bits 19-16 indicate the voltage range that the card supports. The card that accepted the supplied voltage returns R7 response. In the response, the card echoes back both the voltage range and check pattern set in the argument.

Table 22-22 Response R7

Bit position	47	46	[45:40]	[39:20]	[19:16]	[15:8]	[7:1]	0
Width	1	1	6	20	4	8	7	1

Value	'0'	'0'	'001000'	'00000h'	x	x	x	'1'
description	start bit	transmission bit	CMD8	Reserved bits	Voltage accepted	echo-back of check pattern	CRC7	End bit

22.4.4. Two status fields of the card

The SD Memory supports two status fields and others just support the first one:

Card Status: Error and state information of a executed command, indicated in the response

SD Status: Extended status field of 512 bits that supports special features of the SD Memory Card and future Application-Specific features.

Card Status

The response format R1 contains a 32-bit field named card status. This field is intended to transmit the card's status information (which may be stored in a local status register) to the host. If not specified otherwise, the status entries are always related to the previous issued command.

The type and clear condition fields in the table are abbreviated as follows:

Type:

- E:Error bit. Send an error condition to the host. These bits are cleared as soon as the response (reporting the error) is sent out.
- S:Status bit. These bits serve as information fields only, and do not alter the execution of the command being responded to. These bits are persistent, they are set and cleared in accordance with the card status.
- R:Exceptions are detected by the card during the command interpretation and validation phase (Response Mode).
- X:Exceptions are detected by the card during command execution phase (Execution Mode).

Clear Condition:

- A: According to current state of the card.
- B: Always related to the previous command. Reception of a valid command will clear it (with a delay of one command).
- C: Clear by read

Table 22-23 Card Status

Bits	Identifier	Type	Value	Description	Clear Condition
------	------------	------	-------	-------------	-----------------

31	OUT_OF_RANGE	ERX	'0'= no error '1'= error	The command's argument was out of the allowed range for this card.	C
30	ADDRESS_ERROR	ERX	'0'= no error '1'= error	A misaligned address which did not match the block length was used in the command.	C
29	BLOCK_LEN_ERROR	ERX	'0'= no error '1'= error	The transferred block length is not allowed for this card, or the number of transferred bytes does not match the block length.	C
28	ERASE_SEQ_ERROR	ER	'0'= no error '1'= error	An error in the sequence of erase commands occurred.	C
27	ERASE_PARAM	ERX	'0'= no error '1'= error	An invalid selection of write-blocks for erase occurred.	C
26	WP_VIOLATION	ERX	'0'= not protected '1'= protected	Set when the host attempts to write to a protected block or to the temporary or permanent write protected card.	C
25	CARD_IS_LOCKED	SX	'0' = card unlocked '1' = card locked	When set, signals that the card is locked by the host	A
24	LOCK_UNLOCK_FAIL D	ERX	'0'= no error '1'= error	Set when a sequence or password error has been detected in lock/unlock card command.	C
23	COM_CRC_ERROR	ER	'0'= no error '1'= error	The CRC check of the previous command failed.	B
22	ILLEGAL_COMMAND	ER	'0'= no error '1'= error	Command not legal for the card state.	B
21	CARD_ECC_FAILED	ERX	'0'= success '1'= failure	Card internal ECC was applied but failed to correct the data.	C
20	CC_ERROR	ERX	'0'= no error '1'= error	Internal card controller error.	C
19	ERROR	ERX	'0'= no error '1'= error	A general or an unknown error occurred during the operation.	C
18	UNDERRUN	ERX	'0'= no error '1'= error	Only for MMC. The card could not sustain data transfer in stream read mode.	C
17	OVERRUN	ERX	'0'= no error '1'= error	Only for MMC. The card could not sustain data programming in stream write mode.	C
16	CID/ CSD_OVERWRITE	ERX	'0'= no error '1'= error	Can be either one of the following errors: - The read only section of the CSD does not match the card content. - An attempt to reverse the copy (set as original) or permanent	C

				WP(unprotected) bits was made.	
15	WP_ERASE_SKIP	ERX	'0'= not protected '1'= protected	Set when only partial address space was erased due to existing write protected blocks or the temporary or permanent write protected card was erased.	C
14	CARD_ECC_DISABLED	SX	'0'= enabled '1'= disabled	The command has been executed without using the internal ECC.	A
13	ERASE_RESET	SR	'0'= cleared '1'= set	An erase sequence was cleared before executing because an out of erase sequence command was received.	C
[12:9]	CURRENT_STATE	SX	0 = idle 1 = ready 2 = identification 3 = stand by 4 = transfer 5 = send data 6 = receive data 7 = programming 8 = disconnect 9-14 = reserved 15 = reserved for I/O mode	The state of the card when receiving the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as a binary coded number between 0 and 15.	B
8	READY_FOR_DATA	SX	'0'= not ready '1'= ready	Corresponds to buffer empty signaling on the bus.	A
7	SWITCH_ERROR	EX	'0'= no error '1'= switch error	If set, the card don't switch to the expected mode as requested by the SWITCH command.	B
6	Reserved				
5	APP_CMD	SR	'0'= enabled '1'= disabled	The card will expect ACMD, or an indication that the command has been interpreted as ACMD.	C
4	Reserved				
3	AKE_SEQ_ERROR	ER	'0'= no error '1'= error	Only for SD memory. Error in the sequence of the authentication process.	C
2	Reserved for application specific commands.				
[1:0]	Reserved for manufacturer test mode.				

Note: 18, 17, 7 bits are only for MMC. 14, 3 bits are only for SD memory.

SD status register

The SD Status contains status bits that are related to the SD Memory Card proprietary features and may be used for future application-specific usage. The size of the SD Status is one data block of 512 bit. The content of this register is transmitted to the Host over the DAT bus along with a 16-bit CRC. The SD Status is sent to the host over the DAT bus as a response to ACMD13 (CMD55 followed with CMD13). ACMD13 can be sent to a card only in 'transfer state' (card is selected). The SD Status structure is described in below.

The same abbreviation for 'type' and 'clear condition' were used as for the Card Status above.

Table 22-24 SD Status

Bits	Identifier	Type	Value	Description	Clear Condition
[511:110]	DAT_BUS_WIDTH	SR	'00'= 1 (default) '01'= reserved '10'= 4 bit width '11'= reserved	Shows the currently defined data bus width that was defined by SET_BUS_WIDTH command	A
509	SECURED_MODE	SR	'0'= Not in the mode '1'= In Secured Mode	Card is in Secured Mode of operation (refer to the "SD Security Specification").	A
[508:496]	reserved				
[495:480]	SD_CARD_TYPE	SR	The following cards are currently defined: '0000'= Regular SD RD/WR Card. '0001'= SD ROM Card '0002'= OTP	In the future, the 8 LSBs will be used to define different variations of an SD Memory Card (Each bit will define different SD Types). The 8 MSBs will be used to define SD Cards that do not comply with current SD Physical Layer Specification.	A
[479:448]	SIZE_OF_PROTECTED_AREA	SR	Size of protected area	(See below)	A
[447:440]	SPEED_CLASS	SR	Speed class of the card	(See below)	A
[439:432]	PERFORMANCE_MOVE	SR	Performance of move indicated by 1 [MB/s] step.	(See below)	A
[431:428]	AU_SIZE	SR	Size of AU	(See below)	A
[427:424]	reserved				
[423:	ERASE_SIZE	SR	Number of AUs to	(See below)	A

408]			be erased at a time		
[407: 402]	ERASE_TIMEOUT	SR	Timeout value for erasing areas specified by UNIT_OF_ERASE_AU	(See below)	A
[401: 400]	ERASE_OFFSET	SR	Fixed offset value added to erase time.	(See below)	A
[399: 312]	reserved				
[311: 0]	reserved for manufacturer				

SIZE_OF_PROTECTED_AREA

Setting this field differs between SDSC and SDHC/SDXC.

In case of SDSC Card, the capacity of protected area is calculated as follows:

Protected Area = SIZE_OF_PROTECTED_AREA_* MULT * BLOCK_LEN.

SIZE_OF_PROTECTED_AREA is specified by the unit in MULT*BLOCK_LEN.

In case of SDHC and SDXC Cards, the capacity of protected area is calculated as follows:

Protected Area = SIZE_OF_PROTECTED_AREA

SIZE_OF_PROTECTED_AREA is specified by the unit in byte.

SPEED_CLASS

This 8-bit field indicates the Speed Class.

00h: Class 0

01h: Class 2

02h: Class 4

03h: Class 6

04h: Class 10

05h–FFh: Reserved

PERFORMANCE_MOVE

This 8-bit field indicates Pm and the value can be set by 1 [MB/sec] step. If the card does not move used RUs, Pm should be considered as infinity. Setting to FFh means infinity. The minimum value of Pm is defined by in Table 22-25.

Table 22-25 Performance Move Field

PERFORMANCE_MOVE	Value Definition
00h	Sequential Write

01h	1 [MB/sec]
02h	2 [MB/sec]
.....
FEh	254 [MB/sec]
FFh	Infinity

AU_SIZE

This 4-bit field indicates AU Size and the value can be selected from 16 KB.

Table 22-26 AU_SIZE Field

AU_SIZE	Value Definition
0h	Not Defined
1h	16 KB
2h	32 KB
3h	64 KB
4h	128 KB
5h	256 KB
6h	512 KB
7h	1 MB
8h	2 MB
9h	4 MB
Ah	8 MB
Bh	12 MB
Ch	16 MB
Dh	24 MB
Eh	32 MB
Fh	64 MB

The maximum AU size, depends on the card capacity, is defined in Table 22-26. The card can set any AU size specified in Table 22-27 that is less than or equal to the maximum AU size. The card should set smaller AU size as much as possible.

Table 22-27 Maximum AU size

Card Capacity	up to 64MB	up to 256MB	up to 512MB	up to 32GB	up to 2TB
Maximum AU Size	512 KB	1 MB	2 MB	4 MB1	64MB

ERASE_SIZE

This 16-bit field indicates NERASE. When NERASE numbers of AUs are erased, the timeout value is specified by ERASE_TIMEOUT (Refer to ERASE_TIMEOUT). The host should determine proper number of AUs to be erased in one operation so that the host can indicate progress of erase operation. If this field is set to 0, the erase timeout calculation is not supported.

Table 22-28 Erase Size Field

ERASE_SIZE	Value Definition
0000h	Erase Time-out Calculation is not supported.
0001h	1 AU
0002h	2 AU
0003h	3 AU
.....
FFFFh	65535 AU

ERASE_TIMEOUT

This 6-bit field indicates the T_{ERASE} and the value indicates erase timeout from offset when multiple AUs are erased as specified by ERASE_SIZE. The range of ERASE_TIMEOUT can be defined as up to 63 seconds and the card manufacturer can choose any combination of ERASE_SIZE and ERASE_TIMEOUT depending on the implementation. Once ERASE_TIMEOUT is determined, it determines the ERASE_SIZE. The host can determine timeout for any number of AU erase by the equation below.

$$\text{Erase time out of X AU} = \frac{T_{\text{ERASE}}}{N_{\text{ERASE}}} * X + T_{\text{OFFSET}}$$

Table 22-29 Erase Timeout Field

ERASE_TIMEOUT	Value Definition
00	Erase Time-out Calculation is not supported.
01	1 [sec]
02	2 [sec]
03	3 [sec]
.....
63	63 [sec]

If ERASE_SIZE field is set to 0, this field shall be set to 0.

ERASE_OFFSET

This 2-bit field indicates the T_{OFFSET} and one of four values can be selected. This field is meaningless if ERASE_SIZE and ERASE_TIMEOUT fields are set to 0.

Table 22-30 Erase Offset Field

ERASE_OFFSET	Value Definition
0h	0 [sec]
1h	1 [sec]
2h	2 [sec]
3h	3 [sec]

22.5. Programming sequence

22.5.1. Card identification

The host will be in card identification mode after reset and while it is looking for new cards on the bus. While in card identification mode the host resets all the cards, validates operation voltage range, identifies cards and asks them to publish Relative Card Address (RCA). This operation is done to each card separately on its own CMD line. All data communication in the Card Identification Mode uses the command line (CMD) only.

During the card identification process, the card shall operate in the clock frequency of the identification clock rate f_{OD} (400 kHz).

Card reset

The command GO_IDLE_STATE (CMD0) is the software reset command and sets MMC and SD memory card into Idle State regardless of the current card state. The reset command (CMD0) is only used for memory or the memory portion of Combo cards. In order to reset an I/O only card or the I/O portion of a combo card, use CMD52 to write a 1 to the RES bit in the CCCR. Cards in Inactive State are not affected by this command.

After power-on by the host, all cards are in Idle State, including the cards that have been in Inactive State before. After power-on or CMD0, all cards' CMD lines are in input mode, waiting for start bit of the next command. The cards are initialized with a default relative card address (RCA=0x0001) and with a default driver strength with 400 KHz clock frequency.

Operating voltage range validation

At the start of communication between the host and the card, the host may not know the card supported voltage and the card may not know whether it supports the current supplied voltage. To verify the voltage, the following commands are defined in the related specification.

The SEND_OP_COND (CMD1 for MMC), SD_SEND_OP_COND (ACMD41 for SD memory), IO_SEND_OP_COND (CMD5 for SD I/O) command is designed to provide hosts with a mechanism to identify and reject cards which do not match the V_{DD} range desired by the host. This is accomplished by the host sending the required V_{DD} voltage window as the operand of this command. If the card cannot perform data transfer in the specified range it must discard itself from further bus operations and go into Inactive State. Otherwise, the card shall respond sending back its V_{DD} range.

If the card can operate on the supplied voltage, the response echoes back the supply voltage and the check pattern that were set in the command argument.

If the card cannot operate on the supplied voltage, it returns no response and stays in idle state. It is mandatory to issue CMD8 prior to ACMD41 to initialize SDHC Card. Receipt of

CMD8 makes the cards realize that the host supports the Physical Layer Version 2.00 and the card can enable new functions.

Card identification process

The card identification process differs for different cards. The card can be of the type MMC, CE-ATA, SD, or SD I/O. All types of SD I/O cards are supported, that is, SDIO_IO_ONLY, SDIO_MEM_ONLY, and SDIO COMBO cards. The identification process sequence includes the following steps:

1. Check if the card is connected.
2. Identify the card type; that is, SD, MMC(CE-ATA), or SD I/O.
 - Send CMD5 first. If a response is received, then the card is SD I/O
 - If not, send ACMD41; if a response is received, then the card is SD.
 - Otherwise, the card is an MMC or CE-ATA.
3. Initialization the card according to the card type.

Use a clock source with a frequency = Fod (that is, 400 KHz) and use the following command sequence:

- SD card - Send CMD0, ACMD41, CMD2, CMD3.
 - SDHC card - send CMD0, CMD8, ACMD41, CMD2, CMD3.
 - SD I/O - Send CMD52, CMD0, CMD5, if the card doesn't have memory port, send CMD3; Otherwise send ACMD41, CMD11 (optional), CMD2, and CMD3.
 - MMC/CE-ATA - Send CMD0, CMD1, CMD2, CMD3.
4. Identify the MMC/CE-ATA device.
 - CPU should query the byte 504 (S_CMD_SET) of EXT_CSD register by sending CMD8. If bit 4 is set to 1, then the device supports ATA mode.
 - If ATA mode is supported, the CPU should select the ATA mode by setting the ATA bit (bit 4) of the EXT_CSD register slice 191(CMD_SET) to activate the ATA command set for use. The CPU selects the command set using the SWITCH (CMD6) command.
 - In the presence of a CE-ATA device, the FAST_IO (CMD39) and RW_MULTIPLE_REGISTER (CMD60) commands will succeed and the returned data will be the CE-ATA reset signature.

22.5.2. No Data Commands

To send any non-data command, the software needs to program the SDIO_CMD register and the SDIO_PARA register with appropriate parameters. Using these two registers, the host forms the command and sends it to the command bus. The host reflects the errors in

the command response through the error bits of the SDIO_STR register.

When a response is received the host sets the CMDREND (CRC check passed) or CCRCFAIL(CRC check failed) bit in the SDIO_STR register. A short response is copied in SDIO_RESP1, while a long response is copied to all four response registers. The SDIO_RESP4 bit 31 represents the MSB, and the SDIO_RESP1 bit 0 represents the LSB of a long response.

22.5.3. Single Block or Multiple Block write

During block write (CMD24 - 27) one or more blocks of data are transferred from the host to the card. The block consists of start bits(1 or 4 bits LOW), data block, CRC and end bits(1 or 4 bits HIGH). If the CRC fails, the card indicates the failure on the SDIO_DAT line and the transferred data are discarded and not written, and all further transmitted blocks are ignored.

If the host uses partial blocks whose accumulated length is not block aligned, block misalignment is not allowed (CSD parameter WRITE_BLK_MISALIGN is not set), the card will detect the block misalignment error before the beginning of the first misaligned block. The card shall set the ADDRESS_ERROR error bit in the status register, and while ignoring all further data transfer. The write operation will also be aborted if the host tries to write data on a write protected area. In this case, however, the card will set the WP_VIOLATION bit (in the status register).

Programming of the CID and CSD registers does not require a previous block length setting. The transferred data is also CRC protected. If a part of the CSD or CID register is stored in ROM, then this unchangeable part must match the corresponding part of the receive buffer. If this match fails, then the card reports an error and does not change any register contents.

Some cards may require long and unpredictable times to write a block of data. After receiving a block of data and completing the CRC check, the card will begin writing and hold the DAT0 line low if its write buffer is full and unable to accept new data from a new WRITE_BLOCK command. The host may poll the status of the card with a SEND_STATUS command (CMD13) at any time, and the card will respond with its status. The status bit READY_FOR_DATA indicates whether the card can accept new data or whether the write process is still in progress). The host may deselect the card by issuing CMD7 (to select a different card) which will displace the card into the Disconnect State and release the DAT line without interrupting the write operation. When reselecting the card, it will reactivate busy indication by pulling DAT to low if programming is still in progress and the write buffer is unavailable.

For SD card. Setting a number of write blocks to be pre-erased (ACMD23) will make a following Multiple Block Write operation faster compared to the same operation without preceding ACMD23. The host will use this command to define how many number of write blocks are going to be send in the next write operation.

Steps involved in a single-block or multiple-block write are:

1. Write the data size in bytes in the DTLEN register.
2. Write the block size in bytes (DTBLKSIZE) in the DTCTLR register; the host sends data in blocks of size DTBLKSIZE each.
3. Program SDIO_PARA register with the data address to which data should be written.
4. Program the SDIO_CMD register. For SD memory and MMC cards, use CMD24 for a single-block write and CMD25 for a multiple-block Write. For SD I/O cards, use CMD53 for both single-block and multiple-block transfers. For CE-ATA, first use CMD60 to write the ATA task file, then use CMD 61 to write the data. After writing to the CMD register, host starts executing a command, when the command is sent to the bus, the CMDREND flag is set.
5. Write data to SDIO_FIFO.
6. Software should look for data error interrupts. If required, software can terminate the data transfer by sending the STOP command (CMD12).
7. When a DATAEND interrupt is received, the data transfer is over. For an open-ended block transfer, if the byte count is 0, the software must send the STOP command. If the byte count is not 0, then upon completion of a transfer of a given number of bytes, the host should send the STOP command.

22.5.4. Single Block or Multiple Block read

Block read is block oriented data transfer. The basic unit of data transfer is a block whose maximum size is defined in the CSD (READ_BL_LEN), it is always 512 bytes. If READ_BL_PARTIAL(in the CSD) is set, smaller blocks whose starting and ending address are entirely contained within 512 bytes boundary may be transmitted.

CMD17 (READ_SINGLE_BLOCK) initiates a block read and after completing the transfer, the card returns to the Transfer state. CMD18 (READ_MULTIPLE_BLOCK) starts a transfer of several consecutive blocks. CRC is appended to the end of each block, ensuring data transfer integrity.

Block Length set by CMD16 can be set up to 512 bytes regardless of READ_BL_LEN.

Blocks will be continuously transferred until a STOP_TRANSMISSION command (CMD12) is issued. The stop command has an execution delay due to the serial command transmission. The data transfer stops after the end bit of the stop command.

When the last block of user area is read using CMD18, the host should ignore OUT_OF_RANGE error that may occur even the sequence is correct.

If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed, the card shall detect a block misalignment at the beginning of the first misaligned block, set the ADDRESS_ERROR error bit in the status register, abort transmission and wait in the Data State for a stop command.

Steps involved in a single block or multiple block read are:

1. Write the data size in bytes in the DTLEN register.
2. Write the block size in bytes (DTBLKSIZE) in the DTCTLR register. The host expects data from the card in blocks of size DTBLKSIZE each.
3. Program the SDIO_PARA register with the data address of the beginning of a data read.
4. Program the CMD. For SD and MMC cards, use CMD17 for a single-block read and CMD18 for a multiple-block read. For SD I/O cards, use CMD53 for both single-block and multiple-block transfers. For CE-ATA, first use CMD60 to write the ATA task file, then use CMD 61 to read the data. After writing to the CMD register, the host starts executing the command, when the command is sent to the bus, the CMDREND flag is set.
5. Software should look for data error interrupts. If required, software can terminate the data transfer by sending a STOP command.
6. The software should read data from the FIFO and make space in the FIFO for receiving more data.
7. When a DATAEND interrupt is received, the software should read the remaining data in the FIFO.

22.5.5. Stream write and Stream read (MMC only)

Stream write

Stream write (CMD20) starts the data transfer from the host to the card beginning from the starting address until the host issues a stop command. If partial blocks are allowed (if CSD parameter WRITE_BL_PARTIAL is set) the data stream can start and stop at any address within the card address space, otherwise it shall start and stop only at block boundaries. Since the amount of data to be transferred is not determined in advance, CRC cannot be used.

If the host provides an out of range address as an argument to CMD20, the card will reject the command, remain in Tran state and respond with the ADDRESS_OUT_OF_RANGE bit set.

Note that the stream write command works only on a 1 bit bus configuration (on DAT0). If CMD20 is issued in other bus configurations, it is regarded as an illegal command.

In order for the card to sustain data transfer in stream mode, the time it takes to receive the data (defined by the bus clock rate) must be lower than the time it takes to program it into the main memory field (defined by the card in the CSD register). Therefore, the maximum clock frequency for the stream write operation is given by the following formula:

$$\text{max write frequency} = \min \left(\text{TRAN_SPEED}, \frac{8 * 2^{\text{WRITE_BL_LEN}} - 100 * \text{NSAC}}{\text{TAAC} * \text{R2W_FACTOR}} \right)$$

TRAN_SPEED: Max bus clock frequency.

WRITE_BL_LEN: Max write data block length.

NASC: Data read access-time 2 in CLK cycles.

TAAC: Data read access-time 1.

R2W_FACTOR: Write speed factor.

All the parameters are defined in CSD register. If the host attempts to use a higher frequency, the card may not be able to process the data and will stop programming, and while ignoring all further data transfer, wait (in the Receive-data-State) for a stop command. As the host sends CMD12, the card will respond with the TXURE bit set and return to Transfer state

Stream read

There is a stream oriented data transfer controlled by READ_DAT_UNTIL_STOP (CMD11). This command instructs the card to send its data, starting at a specified address, until the host sends a STOP_TRANSMISSION command (CMD12). The stop command has an execution delay due to the serial command transmission. The data transfer stops after the end bit of the stop command.

If the host provides an out of range address as an argument to CMD11, the card will reject the command, remain in Transfer state and respond with the ADDRESS_OUT_OF_RANGE bit set.

Note that the stream read command works only on a 1 bit bus configuration (on DAT0). If CMD11 is issued in other bus configurations, it is regarded as an illegal command.

If the end of the memory range is reached while sending data, and no stop command has been sent yet by the host, the contents of the further transferred payload is undefined. As the host sends CMD12 the card will respond with the ADDRESS_OUT_OF_RANGE bit set and return to Tran state.

In order for the card to sustain data transfer in stream mode, the time it takes to transmit the data (defined by the bus clock rate) must be lower than the time it takes to read it out of the main memory field (defined by the card in the CSD register). Therefore, the maximum clock frequency for stream read operation is given by the following formula:

$$\text{max read frequency} = \min \left(\text{TRAN_SPEED}, \frac{8 * 2^{\text{READ_BL_LEN}} - 100 * \text{NASC}}{\text{TAAC} * \text{R2W_FACTOR}} \right)$$

TRAN_SPEED: Max bus clock frequency.

READ_BL_LEN: Max read data block length.

NASC: Data read access-time 2 in CLK cycles.

TAAC: Data read access-time 1.

R2W_FACTOR: Write speed factor.

All the parameters are defined in CSD register. If the host attempts to use a higher frequency,

the card may not be able to process the data and will stop programming, and while ignoring all further data transfer, wait (in the Receive-data-State) for a stop command. As the host sends CMD12, the card will respond with the RXORE bit set and return to Transfer state

22.5.6. Erase

The erasable unit of the MMC/SD memory is the “Erase Group”; Erase group is measured in write blocks which are the basic writable units of the card. The size of the Erase Group is a card specific parameter and defined in the CSD.

The host can erase a contiguous range of Erase Groups. Starting the erase process is a three steps sequence. First the host defines the start address of the range using the ERASE_GROUP_START (CMD35) command, next it defines the last address of the range using the ERASE_GROUP_END (CMD36) command and finally it starts the erase process by issuing the ERASE (CMD38) command. The address field in the erase commands is an Erase Group address in byte units. The card will ignore all LSB's below the Erase Group size, effectively rounding the address down to the Erase Group boundary.

If an erase command (CMD35, CMD36, and CMD38) is received out of the defined erase sequence, the card shall set the ERASE_SEQ_ERROR bit in the status register and reset the whole sequence.

If the host provides an out of range address as an argument to CMD35 or CMD36, the card will reject the command, respond with the ADDRESS_OUT_OF_RANGE bit set and reset the whole erase sequence.

If an ‘non erase’ command (neither of CMD35, CMD36, CMD38 or CMD13) is received, the card shall respond with the ERASE_RESET bit set, reset the erase sequence and execute the last command.

If the erase range includes write protected blocks, they shall be left intact and only the non protected blocks shall be erased. The WP_ERASE_SKIP status bit in the status register shall be set.

As described above for block write, the card will indicate that an erase is in progress by holding DAT0 low. The actual erase time may be quite long, and the host may issue CMD7 to deselect the card.

22.5.7. Bus width selection

After the host has verified the functional pins on the bus it should change the bus width configuration.

For MMC, using the SWITCH command (CMD6).The bus width configuration is changed by writing to the BUS_WIDTH byte in the Modes Segment of the EXT_CSD register (using the SWITCH command to do so). After power-on or software reset, the contents of the BUS_WIDTH byte is 0x00. If the host tries to write an invalid value, the BUS_WIDTH byte is

not changed and the SWITCH_ERROR bit is set. This register is write only.

For SD memory, using SET_BUS_WIDTH command (ACMD6) to change the bus width. The default bus width after power-up or GO_IDLE_STATE command (CMD0) is 1 bit. SET_BUS_WIDTH (ACMD6) is only valid in a transfer state, which means that the bus width can be changed only after a card is selected by SELECT/DESELECT_CARD (CMD7).

22.5.8. Protection management

In order to allow the host to protect data against erase or write, three methods for the cards are supported in the card:

CSD register for card protection (optional)

The entire card may be write protected by setting the permanent or temporary write protect bits in the CSD. Some cards support write protection of groups of sectors by setting the WP_GRP_ENABLE bit in the CSD. It is defined in units of WP_GRP_SIZE erase groups as specified in the CSD. The SET_WRITE_PROT command sets the write protection of the addressed write protect group, and the CLR_WRITE_PROT command clears the write protection of the addressed write protect group.

The High Capacity SD Memory Card does not support Write Protection and does not respond to write protection commands (CMD28, CMD29 and CMD30).

Write protect switch on the card (SD memory and SD I/O card)

A mechanical sliding tablet on the side of the card will be used by the user to indicate that a given card is write protected or not. If the sliding tablet is positioned in such a way that the window is open it means that the card is write protected. If the window is close the card is not write protected

Password Card Lock/Unlock Operation

The Password Card Lock/Unlock protection is described in the chapter 22.5.9.

22.5.9. Card Lock/Unlock Operation

The password protection feature enables the host to lock a card while providing a password, which later will be used for unlocking the card. The password and its size are kept in a 128-bit PWD and 8-bit PWD_LEN registers, respectively. These registers are non-volatile so that a power cycle will not erase them.

Locked cards respond to (and execute) all commands in the basic command class (class 0), ACMD41, CMD16 and lock card command class (class 7). Thus, the host is allowed to reset, initialize, select, query for status, but not to access data on the card. If the password was previously set (the value of PWD_LEN is not 0), the card will be locked automatically after power on.

Similar to the existing CSD register write commands, the lock/unlock command is available

in "transfer state" only. This means that it does not include an address argument and the card shall be selected before using it.

The card lock/unlock command has the structure and bus transaction type of a regular single block write command. The transferred data block includes all the required information of the command (password setting mode, PWD itself, card lock/unlock etc.). Table 22-31 describes the structure of the command data block.

Table 22-31 Lock card data structure

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	Reserved(all set to 0)				ERASE	LOCK_UNLOCK	CLR_PWD	SET_PWD
1	PWDS_LEN							
2	Password data(PWD)							
.....								
PWDS_LEN+1								

ERASE: 1 Defines Forced Erase Operation. In byte 0, bit 3 will be set to 1 (all other bits shall be 0). All other bytes of this command will be ignored by the card.

LOCK/UNLOCK: 1 = Locks the card. 0 = Unlock the card (note that it is valid to set this bit together with SET_PWD but it is not allowed to set it together with CLR_PWD).

CLR_PWD: 1 = Clears PWD.

SET_PWD: 1 = Set new password to PWD

PWDS_LEN: Defines the following password(s) length (in bytes). In case of a password change, this field includes the total password lengths of old and new passwords. The password length is up to 16 bytes. In case of a password change, the total length of the old password and the new password can be up to 32 bytes.

Password data: In case of setting a new password, it contains the new password. In case of a password change, it contains the old password followed by the new password.

Setting the Password

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bits password size (in bytes), and the number of bytes of the new password. In the case that a password replacement is done, then the block size shall consider that both passwords-the old and the new one-are sent with the command.
- Send the Card Lock/Unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode (SET_PWD), the length (PWDS_LEN) and the password itself. In the case that a password replacement is done, then the length value (PWDS_LEN) shall include both passwords (the old and the new one) and the password data field shall include the old password (currently used) followed by the new password. Note that the card shall handle the calculation of the new

password length internally by subtracting the old password length from PWDS_LEN field.

- In the case that the sent old password is not correct (not equal in size and content), then the LOCK_UNLOCK_FAILED error bit will be set in the status register and the old password does not change. In the case that the sent old password is correct (equal in size and content), then the given new password and its size will be saved in the PWD and PWD_LEN registers, respectively.

Reset the Password

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode CLR_PWD, the length (PWDS_LEN), and the password itself. If the PWD and PWD_LEN content match the sent password and its size, then the content of the PWD register is cleared and PWD_LEN is set to 0. If the password is not correct, then the LOCK_UNLOCK_FAILED error bit will be set in the status register.

Locking a card

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode LOCK, the length (PWDS_LEN) and the password itself.

If the PWD content is equal to the sent password, then the card will be locked and the card-locked status bit will be set in the status register. If the password is not correct, then the LOCK_UNLOCK_FAILED error bit will be set in the status register.

Unlocking the card

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode UNLOCK, the length (PWDS_LEN) and the password itself.

If the PWD content is equal to the sent password, then the card will be unlocked and the card-locked status bit will be cleared in the status register. If the password is not correct, then

the LOCK_UNLOCK_FAILED error bit will be set in the status register.

22.6. Specific operations

22.6.1. SD I/O specific operations

The SD I/O only card and SD I/O combo card support these specific operations:

Read wait operation

Suspend/resume operation

Interrupts

The SD I/O supports these operations only if the SDIO_DTCTLR[11] bit is set, except for read suspend that does not need specific hardware implementation.

SD I/O Read Wait Operation

The optional Read Wait (RW) operation is defined only for the SD 1-bit and 4-bit modes. The read Wait operation allows a host to signal a card that is executing a read multiple (CMD53) operation to temporarily stall the data transfer while allowing the host to send commands to any function within the SD I/O card. To determine if a card supports the Read Wait protocol, the host shall test SRW capability bit in the Card Capability byte of the CCCR. The timing for Read Wait is based on the Interrupt Period. If a card does not support the Read Wait protocol, the only means a host has to stall (not abort) data in the middle of a read multiple command is to control the SDIO_CLK. The limitation of this method is that with the clock stopped, the host cannot issue any commands, and so cannot perform other operations during the delay time. Read wait support is mandatory for the card to support suspend/resume. Figure 22-7 and Figure 22-8 show the read wait mode about stop the SDIO_CLK and use SDIO_DAT2.

Figure 22-7 Read wait control by stopping SDIO_CLK





Figure 22-8 Read Wait operation using SDIO_DAT2




We can start the Read Wait interval before the data block is received: when the data unit is enabled (SDIO_DTCTLR [0] bit set), the SD I/O specific operation is enabled (SDIO_DTCTLR [11] bit set), Read Wait starts (SDIO_DTCTLR [10] =0 and SDIO_DTCTLR[8] =1) and data direction is from card to SD I/O (SDIO_DTCTLR[1] = 1), the DSM directly moves from Idle to Read Wait. In Read Wait the DSM drives SDIO_DAT2 to 0 after 2 SDIO_CLK clock cycles. In this state, when you set the RWSTOP bit (SDIO_DTCTLR[9]), the DSM remains in Wait for two more SDIO_CLK clock cycles to drive SDIO_D2 to 1 for one clock cycle. The DSM then starts waiting again until it receives data from the card. The DSM will not start a Read Wait interval while receiving a block even if read wait start is set: the Read Wait interval will start after the CRC is received. The RWSTOP bit has to be cleared to start a new Read Wait operation. During the Read Wait interval, the SDIO can detect SD I/O interrupts on SDIO_D1.

SD I/O suspend/resume operation

Within a multi-function SD I/O or a Combo card, there are multiple devices (I/O and memory) that share access to the SD bus. In order to allow the sharing of access to the host among multiple devices, SD I/O and combo cards can implement the optional concept of suspend/resume. If a card supports suspend/resume, the host may temporarily halt a data transfer operation to one function or memory (suspend) in order to free the bus for a higher priority transfer to a different function or memory. Once this higher-priority transfer is complete, the original transfer is re-started where it left off (resume).

Figure 22-9 shows a condition where the first suspend request is not immediately accepted. The host then checks the status of the request with a read and determines that the bus has now been released (BS=0). At this time, a read to function 2 is started. Once that single block read is complete, the resume is issued to function, causing the data transfer to resume (DF=1).

Figure 22-9 Function2 read cycle inserted during Function1 multiple read cycle



When the host sends data to the card, the host can suspend the write operation. The SDIO_CMD[11] bit is set and indicates to the CSM that the current command is a suspend command. The CSM analyzes the response and when the response is received from the card (suspend accepted), it acknowledges the DSM that goes Idle after receiving the CRC token of the current block.

To suspend a read operation, the DSM waits in the WaitR state, when the function to be suspended sends a complete packet just before stopping the data transaction. The application should continue reading receive FIFO until the FIFO is empty, and the DSM goes Idle state automatically.

Interrupts

In order to allow the SD I/O card to interrupt the host, an interrupt function is added to a pin on the SD interface. Pin number 8, which is used as DAT[1] when operating in the 4-bit SD mode, is used to signal the card's interrupt to the host. The use of interrupt is optional for each card or function within a card. The SD I/O interrupt is "level sensitive", that is, the interrupt line shall be held active (low) until it is either recognized and acted upon by the host or de-asserted due to the end of the Interrupt Period. Once the host has serviced the interrupt, it is cleared via some function unique I/O operation.

When set the SDIO_DTCTLR[11] bit SD I/O interrupts can detect on the SDIO_D1 line.

Figure 22-10 shows the timing of the interrupt period for single data transaction read cycles.

Figure 22-10 Read Interrupt Cycle Timing





Figure 22-11 Write Interrupt Cycle Timing



When transferring multiple blocks of data in the 4-bit SD mode, a special definition of the

interrupt period is required. In order to allow the highest speed of communication, the interrupt period is limited to a 2-clock interrupt period. Card that wants to send an interrupt signal to the host shall assert DAT1 low for first clock and high for the second clock. The card shall then release DAT1 into the hi-Z State. Figure 22-12 shows the operation for an interrupt during a 4-bit multi-block read and Figure 22-13 shows the operation for an interrupt during a 4-bit multi-block write

Figure 22-12 Multiple Block 4-Bit Read Interrupt Cycle Timing





Figure 22-13 Multiple Block 4-Bit Write Interrupt Cycle Timing



22.6.2. CE-ATA specific operations

The CE-ATA device supports these specific operations:

Receive command completion signal

Send command completion disable signal

The SDIO supports these operations only when SDIO_CMD[14] is set.

Command completion signal

CE-ATA defines a command completion signal that the device uses to notify the host upon normal ATA command completion or when ATA command termination has occurred due to an error condition the device has encountered.

If the 'enable CMD completion' bit SDIO_CMD[12] is set and the 'not interrupt Enable' bit SDIO_CMD[13] is reset, the CSM waits for the command completion signal in the Waitcompl state.

When start bit is received on the CMD line, the CSM enters the Idle state. No new command can be sent for 7 bit cycles. Then, for the last 5 cycles (out of the 7) the CMD line is driven to '1' in push-pull mode.


After the host detects a command completion signal from the device, it should issue a FAST_IO (CMD39) command to read the ATA Status register to determine the ending status for the ATA command.

Command completion disable signal

The host may cancel the ability for the device to return a command completion signal by issuing the command completion signal disable. The host shall only issue the command completion signal disable when it has received an R1(b) response for an outstanding RW_MULTIPLE_BLOCK (CMD61) command.

Command completion signal disable is sent 8 bit cycles after the reception of a short response if the 'enable CMD completion' bit, SDIO_CMD[12] is not set and the 'not interrupt Enable' bit SDIO_CMD[13] is reset.

Figure 22-14 the operation for command completion disable signal



22.7. HW flow control

The HardWare flow control functionality is used to avoid FIFO underrun and overrun errors. When the FIFO cannot receive or transmit data, the host will stop the SDIO_CLK and freeze SDIO state machines to avoid the corresponded error. Only state machines are frozen, the AHB interface is still alive. The FIFO can thus be filled or emptied even if flow control is activated. To enable HW flow control, the SDIO_CLKCTLR[14] register bit must be set to 1. After reset Flow Control is disabled.

22.8. SDIO registers

22.8.1. SDIO power register (SDIO_POWER)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved														PWRSTATE[1:0]	
rw															

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value
1:0	PWRSTATE[1:0]	Power supply bits. These bits define the state of the card clock. 00: Power-off: the clock to card is stopped. 01: Reserved 10: Reserved 11: Power-on: the card is clocked.

NOTE: Between Two write accesses to this register, seven clocks are needed.

22.8.2. SDIO clock control register (SDIO_CLKCTLR)

Address offset: 0x04

Reset value: 0x0000 0000

This register controls the output clock SDIO_CLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DIVH		Reserve													
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HWFL_EN	CLKPH	BUSMODE[1:0]	BYPASS	PWRSV	CLKEN	DIV[7:0]								
	rw	rw	rw	rw	rw	rw	rw	rw							

Bits	Fields	Descriptions
31	DIVH	MSB of Clock division This field defines the MSB division between the input clock (SDIOCLK) and the output clock, refer to bit 7:0 of SDIO_CLKCTLR
30:15	Reserved	Must be kept at reset value
14	HWFL_EN	Hardware Flow Control enable bit 0: HW Flow control is disabled 1: HW Flow control is enabled
13	CLKPH	SDIO_CLK dephase selection bit 0: SDIO_CLK generated at the rising edge of the SDIOCLK(controller clock) 1: SDIO_CLK generated at the falling edge of the SDIOCLK(controller clock)
12:11	BUSMODE[1:0]	Bus mode control bit 00: 1-wide bus mode enabled 01: 4-wide bus mode enabled 10: 8-wide bus mode enabled(MMC only)
10	BYPASS	Clock divider bypass enable bit


		0: Disable bypass: SDIOCLK is divided according to the DIV value before driving the SDIO_CLK output signal.
		1: Enable bypass: SDIOCLK directly drives the SDIO_CLK output signal.
9	PWRS AV	Power saving configuration bit For power saving, if this bit is set, the SDIO_CLK clock output can be stopped when the bus is idle: 0: SDIO_CLK clock is always enabled 1: SDIO_CLK is only enabled when the bus is active
8	CLKEN	Clock enable bit 0: SDIO_CLK is disabled 1: SDIO_CLK is enabled
7:0	DIV[7:0]	Clock division This field defines the division between the input clock (SDIOCLK) and the output clock $SDIO_CLK\ frequency = SDIOCLK / \{[DIVH, DIV] + 2\}$.

22.8.3. SDIO parameter register (SDIO_PARA)

Address offset: 0x08

Reset value: 0x0000 0000

This register contains a 32 bit argument, which will be used as part of the command (bit 45 to bit 8).




Bits	Fields	Descriptions
31:0	CMDPARA[31:0]	Command parameter Command parameter sent to a card as part of a command message(bits [39:8]). If a command contains an argument, it must be loaded into this register before writing a command to the command register.

22.8.4. SDIO command register (SDIO_CMD)

Address offset: 0x0C

Reset value: 0x0000 0000

The SDIO_CMD register contains the command index and command type bits.



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ATACMD	nIEN	ENCMDC	SDIO Suspend	CSM EN	WAIT PD	WAIT INT	WAITRESP[1:0]	CMDIndex[5:0]						
	rw	rw	rw	rw	rw	rw	rw	rw	rw						

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value
14	ATACMD	CE-ATA command enable(CE-ATA only) If ATACMD is set, the host enter the CE-ATA mode, the CSM transfers CMD61.
13	nIEN	not CE-ATA Interrupt Enable(CE-ATA only) If this bit is 0, CE-ATA interrupt is enabled.
12	ENCMDC	Enable CMD completion signal(CE-ATA only) If this bit is set, the command completion signal is enabled.
11	SDIOSuspend	SD I/O suspend command(SD I/O only) If this bit is set, the command to be sent is a suspend command.
10	CSMEN	Command state machine (CSM) enable bit If this bit is set, the CSM is enabled.
9	WAITPD	CSM Waits for ends of data transfer. If this bit is set, the CSM sends command only if the data transfer ended.
8	WAITINT	CSM waits for interrupt request If this bit is set, the CSM disables command timeout and waits for an interrupt request.
7:6	WAITRESP[1:0]	Wait for response bits These bits are used to configure whether the CSM is to wait for a response, and which kind of response. 00: No response, expect CMDSENT flag 01: Short response, expect CMDREND or CCRCFAIL flag 10: No response, expect CMDSENT flag 11: Long response, expect CMDREND or CCRCFAIL flag
5:0	CMDIndex[5:0]	Command index The command index is sent to the card as part of a command message (bits[45:40]).

NOTE: Between Two write accesses to this register, seven clocks are needed.


22.8.5. SDIO command response register (SDIO_RESPCMD)

Address offset: 0x10

Reset value: 0x0000 0000

This register contains the command index of the last command response received. If the response doesn't have the command index (long response and short response of R3),

the content of this register is unknown.




Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value
5:0	RESPCMD[5:0]	Last response command index Read-only bits field. The command index of the last command response received.

22.8.6. SDIO response register (SDIO_RESPx x=1-4)

Address offset: $0x10+(4*x)$, $x=1-4$

Reset value: 0x0000 0000

These register contains the state of the card, they are part of the last received response.



Bits	Fields	Descriptions
31:0	CARDSTATEx[31:0]	Card state. The content of the response, see table 24-32

The short response is 32 bits, the long response is 127 bits (bit 128 is the end bit 0).

Table 22-32 response type and SDIO_RESPx register


Register	Short response	Long response
SDIO_RESP1	Card State[31:0]	Card State[127:96]
SDIO_RESP2	reserved	Card State[95:64]
SDIO_RESP3	reserved	Card State[63:32]
SDIO_RESP4	reserved	Card State[31:1]

22.8.7. SDIO data timeout register (SDIO_DTTR)

Address offset: 0x24

Reset value: 0x0000 0000

When the DSM enter the state WaitR and BUSY, the internal counter which loads from this register starts decrement, if it reaches 0, the DSM enter the state Idle and set the DTTMOUT flag.



Bits	Fields	Descriptions
31:0	DTTIME[31:0]	Data timeout period Data timeout period expressed in card bus clock periods.


Note: A data transfer must be written to the data timer register and the data length register before being written to the data control register.

22.8.8. SDIO data length register (SDIO_DTLEN)

Address offset: 0x28

Reset value: 0x0000 0000

This register contains the number of bytes to be transferred, when data transfer starts, the content of this register is loaded into the data counter register (SDIO_DTCNT).



Bits	Fields	Descriptions
31:25	Reserved	Must be kept at reset value
24:0	DTLEN[24:0]	Data length value Number of data bytes to be transferred.

Note: For a block data transfer, the value in the data length register must be a multiple of the block size (see SDIO_DTCTLR). A data transfer must be written to the data timer register and the data length register before being written to the data control register.

22.8.9. SDIO data control register (SDIO_DTCTLR)

Address offset: 0x2C

Reset value: 0x0000 0000

This register controls the DSM.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				SDIOEN	RWMODE	RWSTOP	RWSTART	DTBLKSIZE[3:0]			DMAEN	DTTMODE	DTTDIR	DTTEN	
				rw	rw	rw	rw	rw			rw	rw	rw	rw	

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value
11	SDIOEN	SD I/O specific function enable(SD I/O only) If this bit is set, the DSM performs an SD I/O-card-specific operation.
10	RWMODE	Read wait mode(SD I/O only) 0: Read Wait control using SDIO_DAT2 1: Read Wait control by stopping SDIO_CLK
9	RWSTOP	Read wait stop(SD I/O only) 0: Read wait in progress if RWSTART bit is set 1: Stop the read wait process if RWSTART bit is set
8	RWSTART	Read wait start(SD I/O only) If this bit is set, read wait operation starts
7:4	DTBLKSIZE[3:0]	Data block size Define the data block length of the host when the block data transfer mode is selected: 0000: block length = 2 ⁰ = 1 byte 0001: block length = 2 ¹ = 2 bytes 0010: block length = 2 ² = 4 bytes 0011: block length = 2 ³ = 8 bytes 0100: block length = 2 ⁴ = 16 bytes 0101: block length = 2 ⁵ = 32 bytes 0110: block length = 2 ⁶ = 64 bytes 0111: block length = 2 ⁷ = 128 bytes 1000: block length = 2 ⁸ = 256 bytes 1001: block length = 2 ⁹ = 512 bytes 1010: block length = 2 ¹⁰ = 1024 bytes 1011: block length = 2 ¹¹ = 2048 bytes 1100: block length = 2 ¹² = 4096 bytes 1101: block length = 2 ¹³ = 8192 bytes 1110: block length = 2 ¹⁴ = 16384 bytes 1111: reserved

3	DMAEN	DMA enable bit 0: DMA disabled. 1: DMA enabled.
2	DTTMODE	Data transfer mode 0: Block data transfer 1: Stream or SDIO multibyte data transfer
1	DTTDIR	Data transfer direction 0: From host to card. 1: From card to host.
0	DTTEN	Data transfer enabled bit Data transfer starts if 1 is written to the DTEN bit. Depending on the direction bit, DTTDIR, the DSM moves to the WaitS, WaitR state or Readwait if RWSTART is set immediately at the beginning of the transfer. It is not necessary to clear the enable bit after the end of a data transfer but the SDIO_DTCTLR must be updated to enable a new data transfer


NOTE: Between Two write accesses to this register, seven clocks are needed.

22.8.10. SDIO data counter register (SDIO_DTCNT)

Address offset: 0x30

Reset value: 0x0000 0000

This register is read only. When the DSM from Idle to WaitR or WaitS, it loads value from data length register (SDIO_DTLLEN). It decrements with the data transferred, when it reaches 0, the flag DTEND is set.



Bits	Fields	Descriptions
31:25	Reserved	Must be kept at reset value
24:0	DTCNT[24:0]	Data count value Read-only bits field. When these bits are read, the number of remaining data bytes to be transferred is returned.

22.8.11. SDIO status register (SDIO_STR)

Address offset: 0x34

Reset value: 0x0000 0000

This register is read only. It contains two types of flag:

Static flags [23:22, 10:0]: these flags are asserted until they are cleared by writing 1 to the interrupt clear register (SDIO_INTCR).

Dynamic flags [21:11]: these flags are changing depend on the logic.

Reserved								ATAEND	SDIOINT	RXDTVAL	TXDTVAL	RXFIFOE	TXFIFOE	RXFIFO	TXFIFO
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								r	r	r	r	r	r	r	r
RXFIFOHF	TXFIFOHE	RXRUN	TXRUN	CMDRUN	DTBLKEND	STBITE	DTEND	CMDSENT	CMDREND	RXORE	TXURE	DTTMOUT	CMDTMOUT	DTORCFAIL	CCRCFAIL
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23	ATAEND	CE-ATA command completion signal received (only for CMD61)
22	SDIOINT	SD I/O interrupt received
21	RXDTVAL	Data is valid in receive FIFO
20	TXDTVAL	Data is valid in transmit FIFO
19	RXFIFOE	Receive FIFO is empty
18	TXFIFOE	Transmit FIFO is empty When HW Flow control is enabled, TXFIFOE signals becomes activated when the FIFO contains 2 words.
17	RXFIFO	Receive FIFO is full When HW Flow control is enabled, RXFIFO signals becomes activated 2 words before the FIFO is full.
16	TXFIFO	Transmit FIFO is full
15	RXFIFOHF	Receive FIFO is half full: at least 8 words can be read in the FIFO
14	TXFIFOHE	Transmit FIFO is half empty: at least 8 words can be written into the FIFO
13	RXRUN	Data reception in progress
12	TXRUN	Data transmission in progress
11	CMDRUN	Command transmission in progress


10	DTBLKEND	Data block sent/received (CRC check passed)
9	STBITE	Start bit error in the bus.
8	DTEND	Data end (data counter, SDID_DTCNT, is zero)
7	CMDSENT	Command sent (no response required)
6	CMDREND	Command response received (CRC check passed)
5	RXORE	Received FIFO overrun error occurs
4	TXURE	Transmit FIFO underrun error occurs
3	DTTMOUT	Data timeout The data timeout period depends on the SDIO_DTTR register.
2	CMDTMOUT	Command response timeout The command timeout period has a fixed value of 64 SDIO_CLK clock periods.
1	DTCRCFAIL	Data block sent/received (CRC check failed)
0	CCRCFAIL	Command response received (CRC check failed)

22.8.12. SDIO interrupt clear register (SDIO_ICR)

Address offset: 0x38

Reset value: 0x0000 0000

This register is write only. Writing 1 to the bit can clear the corresponding bit in the SDIO_STR register.



Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23	ATAENDC	ATAEND flag clear bit Write 1 to this bit to clear the flag.
22	SDIOINTC	SDIOINT flag clear bit

		Write 1 to this bit to clear the flag.
21:11	Reserved	Must be kept at reset value
10	DTBLKENDC	DTBLKEND flag clear bit Write 1 to this bit to clear the flag.
9	STBITEC	STBITE flag clear bit Write 1 to this bit to clear the flag.
8	DTENDC	DTEND flag clear bit Write 1 to this bit to clear the flag.
7	CMDSENTC	CMDSENT flag clear bit Write 1 to this bit to clear the flag.
6	CMDRENDC	CMDREND flag clear bit Write 1 to this bit to clear the flag.
5	RXOREC	RXORE flag clear bit Write 1 to this bit to clear the flag.
4	TXUREC	TXURE flag clear bit Write 1 to this bit to clear the flag.
3	DTTMOUTC	DTTMOUT flag clear bit Write 1 to this bit to clear the flag.
2	CMDTMOUTC	CMDTMOUT flag clear bit Write 1 to this bit to clear the flag.
1	DTCRCFAILC	DTCRCFAIL flag clear bit Write 1 to this bit to clear the flag.
0	CCRCFAILC	CCRCFAIL flag clear bit Write 1 to this bit to clear the flag.

22.8.13. SDIO interrupt enable register (SDIO_IER)

Address offset: 0x3C

Reset value: 0x0000 0000

This register enables the corresponding interrupt in the SDIO_STR register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved								ATAENDIE	SDIOINTIE	RXDTVALIE	TXDTVALIE	RXFFOIE	TXFFOIE	RXFFOIE	TXFFOIE
								rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

RXFIFOFIE	TXFIFOEIE	RXRUNIE	TXRUNIE	CMDRUNIE	DTBLKENDIE	STBITEIE	DTENDIE	CMDSENTIE	CMDRENDIE	RXOREIE	TXUREIE	DTTMOUTIE	CMDTMOUTIE	DTCRCFAILIE	CCRCFAILIE
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23	ATAENDIE	CE-ATA command completion signal received interrupt enable Write 1 to this bit to enable the interrupt.
22	SDIOINTIE	SD I/O interrupt received interrupt enable Write 1 to this bit to enable the interrupt.
21	RXDTVALIE	Data valid in receive FIFO interrupt enable Write 1 to this bit to enable the interrupt.
20	TXDTVALIE	Data valid in transmit FIFO interrupt enable Write 1 to this bit to enable the interrupt.
19	RXFIFOEIE	Receive FIFO empty interrupt enable Write 1 to this bit to enable the interrupt.
18	TXFIFOEIE	Transmit FIFO empty interrupt enable Write 1 to this bit to enable the interrupt.
17	RXFIFOFIE	Receive FIFO full interrupt enable Write 1 to this bit to enable the interrupt.
16	TXFIFOFIE	Transmit FIFO full interrupt enable Write 1 to this bit to enable the interrupt.
15	RXFIFOHFIE	Receive FIFO half full interrupt enable Write 1 to this bit to enable the interrupt.
14	TXFIFOEIE	Transmit FIFO half empty interrupt enable Write 1 to this bit to enable the interrupt.
13	RXRUNIE	Data reception interrupt enable Write 1 to this bit to enable the interrupt.
12	TXRUNIE	Data transmission interrupt enable Write 1 to this bit to enable the interrupt.
11	CMDRUNIE	Command transmission interrupt enable Write 1 to this bit to enable the interrupt.
10	DTBLKENDIE	Data block end interrupt enable Write 1 to this bit to enable the interrupt.
9	STBITEIE	Start bit error interrupt enable


		Write 1 to this bit to enable the interrupt.
8	DTENDIE	Data end interrupt enable Write 1 to this bit to enable the interrupt.
7	CMDSENTIE	Command sent interrupt enable Write 1 to this bit to enable the interrupt.
6	CMDRENDIE	Command response received interrupt enable Write 1 to this bit to enable the interrupt.
5	RXOREIE	Received FIFO overrun error interrupt enable Write 1 to this bit to enable the interrupt.
4	TXUREIE	Transmit FIFO underrun error interrupt enable Write 1 to this bit to enable the interrupt.
3	DTTMOUTIE	Data timeout interrupt enable Write 1 to this bit to enable the interrupt.
2	CMDTMOUTIE	Command response timeout interrupt enable Write 1 to this bit to enable the interrupt.
1	DTCRCFAILIE	Data CRC fail interrupt enable Write 1 to this bit to enable the interrupt.
0	CCRCFAILIE	Command response CRC fail interrupt enable Write 1 to this bit to enable the interrupt.

22.8.14. SDIO FIFO counter register (SDIO_FIFOCNT)

Address offset: 0x48

Reset value: 0x0000 0000

This register is read only, it contains the remaining words to be written to or read from the FIFO. When DTEN is setting, it loads value from data length register (SDIO_DTLEN). If data length is not word aligned, the remaining bytes are regarded as a word.




Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value
23:0	FIFOCNT[23:0]	Remaining number words to be written or read from the FIFO.

22.8.15. SDIO FIFO data register (SDIO_FIFO)

Address offset: 0x80

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	FIFODT[31:0]	Receive and transmit FIFO data The FIFO data occupies 32 entries of 32-bit words, from address: (SDIO base + 0x080) to (SDIO base + 0Xfc).

23. Universal serial bus on-the-go Full-Speed interface (USB OTG_FS)

23.1. Introduction

USB On-The-Go Full-Speed (OTG_FS) controller is fully compliant with the On-The-Go Supplement to the USB 2.0 Specification which can augment the capability of communicating with existing mobile devices and USB peripherals by adding host functionality. It can operate as device-only function controller which only supports Full-Speed (FS, 12Mbits/s) transfers or host-only function controller which supports Full-Speed (FS, 12Mbits/s) and Low-Speed (LS, 1.5Mbits/s) transfers. The controller is actually a dual-role device (DRD) controller which can operate as host or device during point-to-point communications with USB Host, Device, or OTG equipment. It fully supports the OTG standard's session request protocol (SRP) and host negotiation protocol (HNP).

23.2. Main features

The main features include three categories: general, host-mode and device-mode features.

23.2.1. General features

- Fully compliant with the On-The-Go Supplement to the USB 2.0 Specification
- In PHY, it includes fully support for the optional protocol detailed in the On-The-Go Supplement Rev 1.3 specification
 - Supports the insertion A-B type device identification (USB ID line)
 - Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP)
 - Allows host to turn V_{BUS} off to conserve battery power in OTG applications
 - Supports V_{BUS} level detection with internal comparators
 - Supports dynamic switching between host and device roles
- It can be configured by software to operate as:
 - USB OTG_FS dual role device (host or device)
 - USB FS/LS host (A-device)
 - USB FS Peripheral (B-device)
- It supports SOF (at FS) and keep-alive (at LS) by

- SOF pulse PAD connectivity
- SOF pulse internal connection to TIMER2
- Configurable framing period
- Configurable end of frame (EOF) interrupt
- It provides a dedicated RAM of 1.25 KB with advanced FIFO control for flexible and efficient use of RAM:
 - Configurable partitioning of RAM space into different FIFOs
 - Each FIFO can hold multiple packets
 - Dynamic and contiguous memory allocation
- It guarantees max USB bandwidth for up to 1 frame via hardware and needs no system intervention
- It provides power saving features during USB suspend:
 - Stop system
 - Switch off clock domains internal to the digital core, PHY and FIFO power management
- It supports suspend and resume

23.2.2. Host-mode features

- Needs an external charge pump or 5V power for V_{BUS} voltage generation
- Provides one port which supports Full-Speed mode and Low-Speed mode
- Up to 8 host channels: each channel is dynamically configured in control, interrupt, bulk or isochronous transfer type
- Built-in hardware scheduler, it holds two hardware queues:
 - Up to 8 periodic transfer (interrupt or isochronous) requests in the periodic hardware queue
 - Up to 8 non-periodic transfer (control or bulk) requests in the non-periodic hardware queue
- In order to use the USB data RAM efficiently, it is allocated as a shared Rx FIFO, a periodic Tx FIFO and a non-periodic Tx FIFO to manage


23.2.3. Device-mode features

- 1 bidirectional control endpoint (endpoint 0)

- 3 IN endpoints and 3 OUT endpoints configurable to support bulk, interrupt or isochronous transfers
- Management of a shared Rx FIFO and up to 4 dedicated Tx FIFOs (one for each active IN endpoint) for efficient usage of the USB data RAM and less load on the application
- Support the soft disconnect feature
- Can be bus-powered or self-powered

23.3. Function description

Figure 23-1 USB OTG full-speed block diagram



23.3.1. USB 2.0 OTG Full-Speed core

The USB OTG_FS controller requires the 48 MHz \pm 0.25% clock, which is the USB Full-Speed generic clock generated from the reset and clock controller (RCC), via the external oscillators or internal oscillators. The USB clock is used to generate a 12MHz Full-Speed bit clock for transmitting and receiving USB differential data. Before configuring the OTG_FS core, the clock must be enabled.

The controller can be programmed through the OTG_FS core register interface. They can be accessed by the CPU through the AHB peripheral bus. The OTG_FS interface provides a single USB OTG interrupt line connected to the interrupt controller. It will inform the CPU of USB events.

The OTG FS controller provides dedicated locations to store data which the CPU needs to send or receive. When the CPU needs to send data, it will write 32-bit word to the dedicated Tx data locations which called push registers and the sending data are then automatically stored into Tx FIFOs. When the CPU receives data from USB, the receiving data will be automatically retrieved from the shared Rx FIFO to the dedicated Rx locations which called pop registers and the CPU reads 32-bit word from pop registers. The Tx FIFOs and the shared Rx FIFO are configured within the 1.25KB USB data RAM. There is one Tx FIFO

push register for each IN endpoint (device mode) or OUT channel (host mode) and one Rx FIFO pop register for each OUT endpoint (device mode) and IN channel (host mode).

The USB protocol layer is driven by the serial interface engine (SIE) and serialized over the USB by the full-/low-speed transceiver module within the on-chip physical layer (PHY).

23.3.2. OTG Full-Speed PHY

The OTG FS core controls the embedded Full-Speed OTG PHY. The PHY conveys USB control and data signals through the Full-Speed subset of the UTMI+ Bus (UTMIFS) and provides the physical support to USB connectivity.

The Full-Speed OTG PHY includes the following components:

- USB On-The-Go (OTG) transceiver module that supports USB 12Mb/s Full-Speed and USB 1.5Mb/s low-speed (LS) through a UTMI+ interface. The module directly drives transmission and reception on the single-ended USB lines.
- Optimized One-Port operation at Low-Speed (1.5 Mbps) and Full-Speed (12 Mbps).
- Integrated ID pull-up resistor used to sample the ID line for A/B device identification.
- DP/DM integrated pull-up and pull-down resistors controlled by the OTG_FS core are used as part of the protocol signaling to support role switching. In device mode, when V_{BUS} is sensed to be at a valid level (B-session valid), the core connects the pull-up resistor on DP to signal Full-Speed peripheral connections. In host mode, internal pull-down resistors are connected on both DP and DM. Pull-up and pull-down resistors are dynamically switched when the device's role is changed via the host negotiation protocol (HNP).
- Integrated V_{BUS} sensing comparators with hysteresis are used to detect V_{BUS} valid, A-B Session valid and session-end voltage thresholds. The voltage thresholds are used to drive the session request protocol (SRP), detect valid startup and end-of-session conditions, and constantly monitor the V_{BUS} supply during USB operations.
- V_{BUS} pulsing method circuit used to charge/discharge V_{BUS} through resistors during the SRP (weak drive).
- Pull-up/pull-down resistor ECN circuit. The DP pull-up consists of 2 resistors controlled separately from the OTG_FS as per the resistor Engineering Change Notice applied to USB Rev2.0. The dynamic trimming of the DP pull-up strength allows for better noise rejection and Tx/Rx signal quality.

23.4. OTG_FS operation

The OTG_FS core can operate in USB OTG mode, USB Host mode and USB peripheral mode.

23.4.1. OTG mode

In USB OTG mode, the core will become an OTG_FS dual role device (DRD).

OTG_FS dual role device (DRD)

An OTG_FS dual role device supports both USB host and device functionality. It uses a micro-AB receptacle. This allows a micro-A/B plug to be attached. Both the micro-A and micro-B plugs have an additional ID pin to signify which plug type was connected. The plug type connected to the receptacle determines the default role of the host or device.

Figure 23-2 OTG A-B device connection




Table 23-1 I/O Lines description

I/O port	Description	Type	Active Level
VBUS	Bus power measurement port	Input	High
DM	Differential data line - port	Input/Output	N/A
DP	Differential data line + port	Input/Output	N/A
ID	USB identification: Mini connector identification port	Input	Low: micro-A plug High Z: micro-B plug

ID line detection

After hardware reset, the USB OTG core is disabled. When enabled, it can default to being either Host or Peripheral, depending on the USB ID input pin. The ID line status is depending on which type of plug (Micro-A plug for Host, Micro-B plug for Peripheral) is connected to the

micro-AB receptacle.

- If the micro-A plug is connected with a grounded ID, the OTG_FS generates a connector ID pin status change interrupt (CIDPSC bit in OTG_FS_GIFR) for host software initialization, and automatically switches to the host role. In this configuration the OTG_FS complies with the standard FSM described by section 6.8.1: On-The-Go A-device of the On-The-Go Specification Rev1.3 supplement to the USB2.0.
- If the micro-B plug is connected with a floating ID wire, the integrated pull-up resistor detects a high ID level and the default peripheral role is engaged. In this configuration the OTG_FS complies with the standard FSM described by section 6.8.2: On-The-Go B-device of the On-The-Go Specification Rev1.3 supplement to the USB2.0.

SRP dual role device

According to the session request protocol (SRP), a device with the SRP capability can start a session (B-device) or respond to SRP (A-device). The SRP capability can enable the OTG_FS core to switch off the generation of V_{BUS} for the A-device to save power. To set the SRP capable bit in the global USB control and status register (SRPCAP bit in OTG_FS_GUSBCSR) can enable this capability.

Note: A-device is always in charge of driving V_{BUS} regardless of the host or peripheral role of the OTG_FS.

HNP dual role device

According to the host negotiation protocol (HNP), the OTG_FS core can dynamically change its role between A-host and A-peripheral or between B-peripheral and B-host by setting the HNP capable bit in the global USB control and status register (HNPCAP bit in OTG_FS_GUSBCSR). The current device status can be read by the combined values of the connector ID pin status bit in the global OTG control and status register (CIDPS bit in OTG_FS_GOTGCSR) and the current operation mode bit in the global interrupt flag register (COPM bit in OTG_FS_GIFR).

23.4.2. Host mode

The OTG_FS works as a USB host in the following conditions:

- OTG host

In this case, the ID line is present and functional

- OTG A-host without HNP capability

When the micro-A plug is connected and the HNP-capable bit is cleared in the global USB control and status register (HNPCAP bit in OTG_FS_GUSBCSR). Integrated pull-down resistors are automatically set on the DP/DM lines.

- OTG A-host with HNP capability

When the micro-A plug is connected and the HNP-capable bit is not cleared.

- OTG B-host


When the micro-B plug is connected and the HNP-capable bit is not cleared, OTG B-device switching to the host role via HNP

- Host only (see figure 24-3: USB host-only connection).

In this case, the USB ID line is ignored even if present on the USB connector and integrated pull-down resistors are automatically set on the DP/DM lines.

- Setting the force host mode bit in the global USB control and status register (FHM bit in OTG_FS_GUSBCSR) will force the OTG_FS core to work as a USB host-only.

Figure 23-3 USB host-only connection



Note: Because on-chip 5 V VBUS generation is not supported, a 5V is available on the application board, a basic power switch must be added externally to drive the 5 V VBUS line.

The VBUS pin can be freed by disabling the VBUS sensing option. This is done by setting the NOVBUSSENS bit in the OTG_FS_GCCG register. In this case the VBUS is considered internally to be always at VBUS valid level (5V).

SRP-capable host

By setting the SRP capable bit in the global USB control and status register (SRPCAP bit in OTG_FS_GUSBCSR), the SRP feature is enabled for the host to save power by switching off the V_{BUS} power while the USB session is suspended.

USB host states

Host port power

A basic power switch must be added externally to drive the 5V V_{BUS} line if 5V are available on

the application board or an external charge pump is required for the reason that on-chip 5V V_{BUS} generation is not supported. The external charge pump can be driven by any GPIO output. When the application uses the chosen GPIO to power on V_{BUS} , it must also set the port power bit in the host port control and status register (PP bit in OTG_FS_HPCSR).

V_{BUS} valid

In OTG host mode, the V_{BUS} sensing pin (PA9) should be connected to V_{BUS} . The V_{BUS} input ensures that valid V_{BUS} levels are supplied by the charge pump during USB operations. When V_{BUS} voltage drops below the V_{BUS} valid threshold (4.25 V), it will trigger an OTG interrupt by the session end bit (SE bit in OTG_FS_GOTGIFR). Then, it is required the application to remove the V_{BUS} power and clear the port power bit.

In host-only mode, the V_{BUS} sensing pin (PA9) is just used as GPIO and needs not be connected to V_{BUS} .

The charge pump over-current output can be input to any configured GPIO to prevent electrical damage. The over-current ISR must promptly disable the V_{BUS} generation and clear the port power bit as soon as the over-current events take place.

Host detection of a peripheral connection

In OTG host mode, if V_{BUS} has always not been over its session valid threshold (4.75v), whenever USB peripherals or B-device are attached on the USB bus, they will not be detected by the OTG_FS core. When V_{BUS} is at a valid level and a remote B-device is attached, the OTG_FS core will detect the device.

In host-only mode, USB peripherals or B-device are detected as soon as they are connected.

When the OTG_FS detects the device, it will generate a host port interrupt triggered by the port connected bit in the host port control and status register (PCD bit in OTG_FS_HPCSR).

Host detection of a peripheral disconnection

The peripheral disconnection event will trigger the disconnection interrupt (DISCIF bit in OTG_FS_GIFR).

Host enumeration

The host must start the enumeration process by sending USB reset signal and configuration commands to the new peripheral after detecting a peripheral connection.

Due to the attachment of a pull-up resistor on DP (FS) or DM (LS), the electrical debounce causes the instability of the bus. When the bus is stable again, the core will generate an OTG interrupt triggered by the debounce finish bit (DF) and then the application can start to drive a USB reset.

The application drives a USB reset signal (single-ended zero) by setting the port reset bit in the host port control and status register (PRST bit in OTG_FS_HPCSR) and keeping it between 10ms and 20ms. The application need take care of the timing count and clear the port reset bit in time.

The host port interrupt is triggered by the port enable/disable change bit (PEDC bit in OTG_FS_HPCSR) when the USB reset sequence has completed. After that, the application can read the speed of the enumerated peripheral from the port speed field in the host port control and status register (PS bit in OTG_FS_HPCSR) and the host is starting to drive SOF (FS) or keep-alive (LS). Now, the host is ready to complete the peripheral enumeration by sending configuration commands to the peripheral.

Host suspend

By setting the port suspend bit in the host port control and status register (PSP bit in OTG_FS_HPCSR), the application can suspend the activity on the USB bus. After that, the OTG_FS core stops sending SOFs and enters the suspended state.

The suspended state can be exited in the following two conditions:

- Host initiative

In this case, the application must:

- Firstly set the port resume bit to start resume signaling on the host port
- Then time the resume window
- Finally clear the port resume bit in time

- Remote device's initiative (remote wakeup)

In this case, when the core detects a remote wakeup signaling, the remote wakeup interrupt (WKUPIF bit in OTG_FS_GIFR) is generated, the port resume bit in the host port control and status register (PREM bit in OTG_FS_HPCSR) self-sets, and resume signaling is automatically driven over the USB. The application must

- Firstly time the resume window
- Then clear the port resume bit to exit the suspended state
- Finally restart the SOF

Host channels

The OTG_FS core is able to instantiate 8 host channels. Each of them supports an USB host transfer. The host is not able to support more than 8 transfer requests at the same time. If more than 8 transfer requests are pending from the application, the host controller driver (HCD) must re-allocate channels when they become re-available after receiving the transfer completed and channel halted interrupts.

Each host channel can be configured to support any type of periodic/non-periodic transaction in IN/OUT direction by using proper control registers (OTG_FS_HCnCTRL), transfer length registers (OTG_FS_HCnXLEN) and interrupt flag registers (OTG_FS_HCnIFR) with associated interrupt enableregisters (OTG_FS_HCnIEN).

Host channel control

The following host channel controls are available to the application through the host channel-n control register (OTG_FS_HCNCTLR):

- Program the maximum packet length (MPL)
- Program the endpoint number of target USB peripheral
- Program the endpoint transfer direction (IN/OUT)
- Program the FS/LS speed of target USB peripheral
- Program the endpoint transfer type (control, isochronous, bulk, interrupt)
- Program the address of target USB peripheral
- Program the periodic transfer to be executed during odd/even frames
- Channel enable/disable

Host channel transfer

The application can program the transfer size parameters and read the transfer status in the host channel transfer length registers (OTG_FS_HCNXLEN). But the programming must be done before setting the channel enable bit in the host channel characteristics register. Once the channel is enabled, these fields are read-only as the OTG_FS core updates it according to the current transfer status.

The following transfer parameters can be programmed:

- Data PID
- Packet count which make up of the overall transfer size
- Transfer size in bytes

Host channel status/interrupt

When the host channels interrupt flag bit in the global interrupt flag register (HCIF bit in OTG_FS_GIFR) is set, the application must first read the host all channels interrupt register (OTG_FS_HACINT) to get the exact channel number for the host channel-n interrupt flag register, then it must read the host channel-n interrupt flag register (OTG_FS_HCNIFR) which indicates the status of a channel with respect to USB- and AHB- related events. The application must clear the appropriate bit in this register to clear the corresponding bits in the OTG_FS_HACINT and OTG_FS_GIFR registers. The interrupt enable bits for each interrupt source of each channel are also available in the OTG_FS_HCN IEN register.

The host core provides the following status checks and interrupts:

- Transfer completed interrupt, indicating that the data transfer is complete on both the application (AHB) and USB sides
- Channel has halted due to transfer completed abnormally, USB transaction error or disable command from the application

- STALL response received
- NAK response received
- ACK response received
- USB transaction error due to CRC failure, timeout, bit stuff error or false EOP
- Babble error
- Frame overrun
- Data toggle error

Host scheduler

Built-in host hardware scheduler is able to autonomously re-order and manage the USB transaction requests posted by the application. In order to achieve the higher level of priority granted to the isochronous and interrupt transfer types by the USB specification, at the beginning of each frame the host executes the periodic (isochronous and/or interrupt) transactions first, followed by the non-periodic (control and/or bulk) transactions.

The host scheduler holds two request queues (one for periodic and one for non-periodic) to process the USB transactions. Each request queue can hold up to 8 entries which represent 8 pending transaction requests from the application and each of them holds the IN or OUT channel number along with other information to perform a transaction on the USB. The sequence of the transactions on the USB interface depends on the order in which the requests are written to the queue.

If an isochronous or interrupt transaction scheduled for the current frame is still pending at the end of the current frame, the host generates an incomplete periodic transfer interrupt (IPXIF bit in OTG_FS_GIFR). The OTG FS core is fully responsible for the management of the periodic and non-periodic request queues. The application can read the status of each request queue from the read-only registers periodic/non-periodic Tx FIFO and queue status register (OTG_FS_HPTXFQSTR/OTG_FS_HNPTXFQS). These statuses contain:

- Free space currently available in the periodic/non-periodic Tx FIFO (OUT-transactions)
- The number of free entries currently available in the periodic/non-periodic request queue (8 max)
- IN/OUT token, host channel number and other status information.

As each request queue can hold a maximum of 8 entries, the application can push host transactions to scheduler in advance when they physically reach the USB for a maximum of 8 pending non-periodic and 8 pending periodic transactions.

- To post a periodic (non-periodic) OUT transaction request to the host scheduler (queue) the application must do as follows:
 - Configure transfer parameters for host channels

- Enable the configured channel
- Check that there is at least 1 entry available in the periodic (non-periodic) request queue by reading the PTXFS (NPTXFS) bits in the OTG_FS_HPTXFQSTR (OTG_FS_HNPTXFQS) register
- Load the data into the corresponding FIFO (push register). Each channel will be configured to have a push register. The data will be loaded into the corresponding periodic or non-periodic Tx FIFO depending upon the EPTYPE bit in the OTG_FS_HCNCTLR register. When the last 32-bit word to be written into the FIFO, a request will be inserted into the end of the queue to wait for scheduling.
- To post a periodic (non-periodic) IN transaction request to the host scheduler (queue) the application must do as follows:
 - Configure transfer parameters for host channels
 - Enable the configured channel will make a request be inserted into the end of the queue to wait for scheduling

23.4.3. Peripheral mode

The OTG_FS works as an USB peripheral in the following conditions:

- OTG Peripheral

In this case, the ID line is present and functional

- OTG B-device without HNP capability

When the micro-B plug is connected and the HNP-capable bit in the global USB control and status register (HNPCAP bit in OTG_FS_GUSBCSR) is cleared

- OTG B-device with HNP capability

When the micro-B plug is connected and the HNP-capable bit is not cleared


- OTG A-device

When the micro-A plug is connected and the HNP-capable bit is not cleared, OTG A-device switches its default state (host mode) to its peripheral role

- Peripheral only

In this case, the USB ID line is ignored even if present on the USB connector.

- When the force device mode bit in the global USB control and status register (FDM in OTG_FS_GUSBCSR) is set, the OTG_FS core will be forced to work as a USB peripheral-only.

Figure 23-4 USB peripheral-only connection


Note: An external regulator has to be added that generates the V_{DD} chip-supply from V_{BUS} to build a bus-powered device implementation with the B-device or peripheral-only configuration.

The VBUS pin can be freed by disabling the VBUS sensing option. This is done by setting the NOVBUSENS bit in the OTG_FS_GCCG register. In this case the VBUS is considered internally to be always at VBUS valid level (5V).

SRP-capable peripheral

By setting the SRP capable bit in the global USB control and status register (SRPCAP bit in OTG_FS_GUSBCSR), the OTG_FS can support the session request protocol (SRP). With this capability, the remote A-device is able to save power by switch off V_{BUS} while the USB session is suspended.

Peripheral states

Powered state

The OTG_FS will automatically enable pull-up resistor connection on DP to signal full-speed device connection to the host and generates the session request interrupt (SRQIF bit in GIFR) to notify that the USB peripheral will enter the powered state when the V_{BUS} input detects the B-Session valid voltage.

In the powered state, the host must send reset signaling to the OTG_FS. When the OTG_FS receives a reset signaling, the reset interrupt (RST in OTG_FS_GIFR) is generated. After the reset signaling is complete, the enumeration finish interrupt (ENUMF bit in OTG_FS_GIFR) is generated. At this time, the OTG_FS will enter the default state.

The V_{BUS} input constantly monitors V_{BUS} levels which are supplied by the host to ensure valid V_{BUS} during USB operations. If V_{BUS} drops below B-session valid voltage (for instance

because of a power disturbance or if the host port has been switched off), the OTG_FS automatically disconnects and cause the session end detected (SE bit in OTG_FS_GOTGIFR) interrupt to notify that the OTG_FS has exited the powered state.

Soft disconnect

Setting the soft disconnect bit in the device control register (SD bit in OTG_FS_DCSR) will enable the soft disconnect feature. With this feature is enabled, the OTG_FS make the DP pull-up resistor be disconnected which causing a device disconnect detection interrupt on the host side even though the USB cable was not really removed from the host port.

Default state

In the default state, the host will send a SET_ADDRESS command. When the core decode a valid SET_ADDRESS command on the USB, the application writes the corresponding address into the device address field in the device configuration register (DAR bit in OTG_FS_DCG). The OTG_FS then enters the address state and is ready to response host transactions at the configured USB address.

Suspended state

If the OTG_FS peripheral constantly counting 3 ms of USB idleness, the early suspend interrupt (ESP bit in OTG_FS_GIFR) is generated, and confirmed 3 ms later, if appropriate, by the suspend interrupt (SP bit in OTG_FS_GIFR). The device suspend bit is then automatically set in the device status register (SPST bit in OTG_FS_DSTR) and the OTG_FS enters the suspended state.

The suspended state can be exit by following means:

- Exit by the device itself

In this case, the application sets the remote wakeup signaling bit in the device control register (RWS bit in OTG_FS_DCTLR) and clears it after 1 to 15ms.

- Exit by a resume signaling

In this case, when the device receives a resume signaling on the USB from the host, the resume interrupt (WKUPIF bit in OTG_FS_GIFR) is generated and the device suspend bit is automatically cleared.

Peripheral endpoints

The OTG_FS core supports the following USB endpoints:

- Default control endpoint 0:
 - Bidirectional and handles control information only
 - Separate set of registers to handle IN and out transactions
 - Separate set of control and status, interrupt and transfer configuration registers which slightly differ from that of other endpoints

- 3 IN and 3 OUT endpoints:
 - Can be configured with the transfer types isochronous, bulk or interrupt
 - Each of them has independent control and status, transfer configuration, and interrupt registers
 - The Device IN/OUT endpoints common interrupt enable register (OTG_FS_DIEPIEN/DOEPIEN) is available to enable/disable a single kind of endpoint interrupt source on all of the IN/OUT endpoints (endpoint0 included)
 - Support incomplete isochronous IN/OUT transfer interrupt (IISOIX/IISOOX bit in OTG_FS_GIFR), asserted when there is at least one isochronous IN/OUT endpoint on which the transfer is not completed in the current frame. This interrupt is asserted along with the end of periodic frame interrupt (EOPF bit in OTG_FS_GINTSTS).

Endpoint control

The device endpoint-n control registers (OTG_FS_DIEPnCTLR/DOEPnCTLR) allow the application to program:

- Supported maximum packet length
- Endpoint activate in current configuration
- The even/odd frame during which the transaction is received or transmitted (isochronous only)
- The NAK bit to always negative-acknowledge the host regardless of the FIFO status (optional)
- Endpoint transfer type (control, isochronous, bulk, interrupt)
- The STALL bit to always stall host tokens to that endpoint (optional)
- Tx FIFO number associated with the IN endpoint
- The expected or transmitted data0/data1 PID (bulk/interrupt only)
- The SNOOP mode for OUT endpoint not to check the CRC field of received data (optional)
- Endpoint enable/disable

Endpoint transfer

The device endpoint-n transfer length registers (OTG_FS_DIEPnXLEN/DOEPnXLEN) are used by the application to program the transfer size parameters and read the transfer status. Programming must be done before setting the endpoint enable bit in the endpoint control register. Once the endpoint is enabled, these fields are read-only. Then only the OTG FS core can update them with the current transfer status.

The following transfer parameters can be programmed:

- Packet count that constitute the overall transfer size
- Transfer size in bytes

Endpoint status/interrupt


When the OUT endpoint interrupt bit or the IN endpoint interrupt bit in the global interrupt flag register (OEPIF or IEPIF bit in OTG_FS_GIFR respectively) is set, the application must first read the device all endpoints interrupt (OTG_FS_DAEPINT) register to get the exact endpoint number for the device endpoint-x interrupt register. Then the application must read the corresponding device endpoint-n interrupt registers (OTG_FS_DIEPnIFR/DOEPnIFR) which indicate the status of an endpoint with respect to USB- and AHB-related events. The application must clear the appropriate bit in this register to clear the corresponding bits in the OTG_FS_DAEPINT and OTG_FS_GIFR registers.

The peripheral core provides the following status bits and interrupts:

- Transfer completed interrupt, indicating that data transfer was completed on both the application (AHB) and USB sides
- Endpoint disable by application is effective
- Setup phase has been done (control-out only)
- OUT token received when endpoint was disabled
- More than 3 back-to-back setup packets were received (control-out only)
- Timeout condition detected (control-in only)
- IN token received when Tx FIFO was empty (bulk-in/interrupt-in only)
- Associated transmit FIFO is half or completely empty (in endpoints)
- NAK acknowledge has been transmitted to the host (isochronous-in only)
- Endpoint NAK by application is effective (isochronous-in only)

23.5. USB OTG_FS FIFO

Figure 23-5 USB OTG core




BIUS: Bus interface units; AIU: Application interface unit; PFC: Packet FIFO controller; MAC: Medial access controller; WPC: Wakeup and power controller; PIU: PHY interface unit; SIE: Serial interface controller

The USB system uses a sophisticated FIFO control mechanism to manage the 1.25 KB of dedicated RAM. The packet FIFO controller (PFC) module in the OTG_FS core organizes the dedicated RAM space into Tx FIFOs and a single shared Rx FIFO. The Tx FIFOs are used for the application pushes the data to be temporarily stored before the USB transmission. The single shared Rx FIFO is used for temporarily storing the data received from the USB before retrieval (popped) by the application. The number of instructed FIFOs and how these are organized inside the dedicated RAM depends on the device's role.

23.5.1. Host FIFO architecture

Figure 23-6 Host-mode FIFO address mapping and AHB FIFO access mapping



Host Rx FIFO

The host just uses one shared Rx FIFO as a receive buffer to hold the received data (payload of the received packet) from the USB until it is transferred to the system memory. It is not only for all periodic transactions, but also for all non-periodic transactions. If the FIFO has no free space available, the core will stack packets received from any remote IN endpoint back-to-back. The FIFO will store the status of each received packet with the host channel destination, byte count, data PID and validity of the received data. By writing the receive FIFO length register (OTG_FS_GRXFLEN), the application can configure the size of the receive FIFO.

It is the single shared Rx FIFO architecture which let all configured IN host channels share the same RAM buffer that makes it highly efficient for the USB host to fill in the receive data buffer. The OTG FS core can fill in the receive FIFO up to the limit for any sequence of IN tokens driven by the host software

The RXFEL bit will be set and kept to trigger the Rx FIFO not-empty interrupt as long as there is at least one packet available for download. When the application receives the interrupt, it will read the packet information from the receive status read and pop register and finally pops the data off the receive FIFO.

Host Tx FIFOs

There are two transmit FIFOs to be used by the host for all OUT transactions. One for all non-periodic (control and bulk), the other for all periodic (isochronous and interrupt). The application push the data (payload of the transmit packet) to be transmitted over the USB into these FIFOs which are used as transmit buffers to hold data. By writing the host periodic/non-periodic transmit FIFO size register (OTG_FS_HPTXFLEN/HNPTXFLEN), the application can configure the size of the periodic/non-periodic Tx FIFO.

In order to grant the higher priority to the periodic type of traffic over the USB frame, the core implements the two Tx FIFOs so that the built-in host scheduler can process the periodic request queue in periodic Tx FIFO first and next process the non-periodic request queue in non-periodic Tx FIFO at the beginning of each frame.


It is the two transmit FIFO architecture which let all host channels configured to support

periodic (non-periodic) transactions in the OUT direction share the same RAM buffer that provides the USB host with separate optimization for periodic and non-periodic transmit data buffer management. The OTG FS core can fill in the periodic (non-periodic) transmit FIFO up to the limit for any sequence of OUT tokens driven by the host software

The OTG_FS core generates the periodic/non-periodic Tx FIFO empty interrupt (PTXFEIF/NPTXFEIF bit in OTG_FS_GIFR) as long as the periodic/non-periodic Tx FIFO is half or completely empty, depending on the value of the periodic/non-periodic Tx FIFO empty level bit in the global AHB control and status register (PTXFEL/TXFEL bit in OTG_FS_GAHBCSR). The application can push the transmission data in advance as long as free space is available in the periodic/non-periodic Tx FIFO and the periodic/non-periodic request queue. The host periodic/non-periodic transmit FIFO and queue status register (OTG_FS_HPTXFQSTR/HNPTXFQS) can be read to know how much space is available.

23.5.2. Peripheral FIFO architecture

Figure 23-7 Device-mode FIFO address mapping and AHB FIFO access mapping



Peripheral Rx FIFO

The OTG peripheral receives the data directed to all OUT endpoints into a single shared Rx FIFO. Before the Rx FIFO has free space available, the core will stack received packets back-to-back. The core stores the status of the received packet (the OUT endpoint destination number, the byte count, the data PID and the validity of the received data) will be written by the PFC on top of the data payload. The OTG peripheral will return host transactions with a NACK and cause an interrupt on the addressed endpoint when no more space is available. By writing the receive FIFO length register (OTG_FS_GRXFLEN), the application can configure the size of the receive FIFO.

It is the single shared Rx FIFO architecture which let all OUT endpoints share the same RAM

buffer that makes it more efficient for the USB peripheral to fill in the receive RAM buffer. The OTG FS core can fill in the receive FIFO up to the limit for any host sequence of OUT tokens

The Rx FIFO non-empty interrupt (RXFNEIF bit in OTG_FS_GIFR) is constantly generated as long as there is at least one packet available for application to download. When the application receives the interrupt, then it will keep it and read the packet information from the receive status read and pop register (OTG_FS_GRXSRP) and finally pops data off the receive FIFO by reading from the endpoint-related pop address.

Peripheral Tx FIFOs

The single shared Rx FIFO architecture is not suitable for IN transfer, only know the host request order ahead of time or predict the processing procedure of process will packets from all endpoints are transmitted to the same Tx FIFO in sequence. So, the core configures one dedicated Tx FIFO for each IN endpoint. The application configures FIFO sizes by writing the non-periodic transmit FIFO length register (OTG_FS_DIEP0TXFLEN) for IN endpoint0 and the device IN endpoint transmit FIFOx registers (OTG_FS_DIEPnTXFLEN) for IN endpoint-n.

The dedicated Tx FIFO architecture is very flexible and can greatly reduce the load application. These Tx FIFOs have not a request queue, there is no need to predict access sequence when the USB host access the non-periodic endpoint.

According to the TXFEL bit in the general AHB configuration register (TXFEL bit in OTG_FS_GAHBCSR), the OTG_FS core will generate the transmit FIFO empty interrupt (PTXFEIF/NPTXFEIF bit in OTG_FS_GIFR) to indicate the Tx FIFO of the corresponding IN endpoint is half empty or complete empty. The application will obtain IN service endpoint number first by reading equipment all endpoint interrupt register (OTG_FS_DAEPINT), and then check whether FIFO has enough free space by reading device IN endpoint n (OTG_FS_DIEPnTXFSTR) , finally send Tx FIFO-n data by writing the corresponding endpoint PUSH register.

23.5.3. FIFO RAM allocation

Host mode

Receive FIFO RAM allocation

In addition to each received packet, each received packet's status information is written to the FIFO. Therefore, a minimum space of $(\text{Largest Packet Size} / 4) + 1$ must be allocated to receive packets. Typically, if multiple isochronous channels are enabled, then at least two $(\text{Largest Packet Size} / 4) + 1$ spaces must be allocated to receive back-to-back packets so that when the previous packet is being transferred to the CPU, the USB can receive the subsequent packet.

Transfer complete status information is also pushed to the FIFO along with the last packet in the host channel. So, additional one location must be allocated.

Transmit FIFO RAM allocation

For the host Non-periodic Transmit FIFO, the minimum amount of RAM required is the largest maximum packet size among all supported non-periodic OUT channels.

Typically, two Largest Packet Sizes worth of space is recommended, so that when the current packet is under transfer to the USB, the CPU can get the next packet.

The minimum amount of RAM required for host periodic Transmit FIFO is the largest maximum packet size out of all the supported periodic OUT channels. If there is at least one Isochronous OUT endpoint, then the space must be at least two times the maximum packet size of that channel.

Note: More space allocated in the Transmit Non-periodic FIFO results in better performance on the USB.

Device mode

Receive FIFO RAM allocation

The application should allocate RAM for SETUP Packets: 10 locations must be reserved in the receive FIFO to receive SETUP packets on control endpoint. The core does not use these locations, which are reserved for SETUP packets, to write any other data. One location is to be allocated for Global OUT NAK. Status information is written to the FIFO along with each received packet. Therefore, a minimum space of $(\text{Largest Packet Size} / 4) + 1$ must be allocated to receive packets. If multiple isochronous endpoints are enabled, then at least two $(\text{Largest Packet Size} / 4) + 1$ spaces must be allocated to receive back-to-back packets. Typically, two $(\text{Largest Packet Size} / 4) + 1$ spaces are recommended so that when the previous packet is being transferred to the CPU, the USB can receive the subsequent packet.

Along with the last packet for each endpoint, transfer complete status information is also pushed to the FIFO. Typically, one location for each OUT endpoint is recommended


Transmit FIFO RAM allocation

The minimum RAM space required for each IN Endpoint Tx FIFO is the maximum packet size for that particular IN endpoint.

Note: More space allocated in the Tx IN Endpoint FIFO results in better performance on the USB.

23.6. SOF trigger

Figure 23-8 SOF connectivity



The OTG FS core provides following means to operate SOF:

- Monitor, track and configure SOF framing in the host and peripheral mode
- SOF pulse output connectivity feature.

As the audio peripheral needs to synchronize to the isochronous stream provided by the PC, or the host needs to trim its framing rate according to the requirements of the audio peripheral, so these utilities are especially useful for adaptive audio clock generation techniques.

An SOF pulse signal is generated at any SOF start token and with a width of 12 system clock cycles, which has following connections:

- Can be made available externally on the SOF pin using the SOFOUTEN bit in the global control and configuration register.
- Can be internally connected to the input trigger of TIMER2, this connection is enabled by register

So the SOF pulse can trigger:

- The input capture feature

- The output compare feature
- The timer (TIMER2)

23.6.1. Host SOFs

In host mode, the application can control over the SOF framing period by programming the number of PHY clocks occurring between the generation of two consecutive SOF (FS) or keep-alive (LS) tokens in the host frame interval register (OTG_FS_HFIR). By setting the SOF bit in OTH_FS_GIFR, the core generates an interrupt which is triggered at any start of frame. The current frame number and the time remaining until the next SOF are tracked in the host frame number register (OTG_FS_HFINF).

23.6.2. Peripheral SOFs

In device mode, each time the core receives an SOF token on the USB will trigger the start of frame interrupt by setting the SOF bit in OTG_FS_GIFR. Next, the application can read the corresponding frame number from the device status register (FNRSOF bit in OTG_FS_DSTR).

The periodic frame interval can be programmed in the device configuration register (PFI bit in OTG_FS_DCFG). When 80%, 85%, 90% or 95% of the time frame interval elapsed will trigger the end of periodic frame interrupt (EOPF bit in OTG_FS_GIFR) to notify the application. This feature can be used to determine if all of the isochronous traffic for that frame is complete.

23.7. Power options

The general core configuration register has three bits to control power consumption of the OTG PHY:

- A- V_{BUS} sensing enable (OTG_FS_GCCG/VBUSADEN)

It switches on/off the V_{BUS} comparators associated with A-device operations. It must be set when in A-device (USB host) mode and during HNP.

- B- V_{BUS} sensing enable (OTG_FS_GCCG/VBUSBDEN)

It switches on/off the V_{BUS} comparators associated with B-device operations. It must be set when in B-device (USB peripheral) mode and during HNP.

- PHY power down (OTG_FS_GCCG/PDWN)

It switches on/off the full-speed transceiver module of the PHY. It must be preliminarily set to allow any USB operation.

When the USB session is not yet valid or the device is disconnected, following power reduction techniques are available while the core is in the USB suspended state.

- Stop PHY clock (SPHYCLK bit in OTG_FS_PCCTLR)
 - The application can switch off most of the 48 MHz clock domain internal to the OTG Full-Speed core by clock gating when setting the stop PHY clock bit in the clock gating control register. The dynamic power consumption due to the USB clock switching activity is cut even if the 48 MHz clock input is kept running by the application.
 - Most of the transceiver is also disabled, and only the part in charge of detecting the asynchronous resume or remote wakeup event is kept alive.
- Gate HCLK (GHCLK bit in OTG_FS_PCCTLR)
 - The application can switch off most of the system clock domain internal to the OTG_FS core by clock gating when setting the Gate HCLK bit in the clock gating control register. Only the register reading and writing interface is kept alive. The dynamic power consumption due to the USB clock switching activity is cut even if the system clock is kept running by the application for other purposes.
- USB system stop
 - When the OTG_FS is in the USB suspended state, the application may decide to drastically reduce the overall power consumption by a complete shutting down of all the clock sources in the system. USB System Stop is activated by first setting the Stop PHY clock bit and then configuring the system deep sleep mode in the power control system module (PWR).
 - The OTG_FS core automatically reactivates both system and USB clocks by asynchronous detect of remote wakeup (as a host) or resume (as a device) signaling on the USB.

To save dynamic power, the USB data FIFO is clocked only when accessed by the OTG_FS core.

23.8. OTG_FS interrupts

Two interrupt vectors are assigned to the OTG_FS interface. One is OTG wakeup interrupt which is used to wake up the OTG_FS controller. The other is the OTG_FS core interrupt which is used to handle all interrupts.

All interrupts are classified four kinds: general interrupts, OTG mode interrupts, host mode interrupts and device mode interrupts.

The general interrupts are:

- Mode mismatch interrupt (MMIS)
- Connector ID status change interrupt (CIDSC)
- Power and clock interrupts

The OTG mode interrupts are:

- Session-related interrupts
- HNG-related interrupts


The host mode interrupts are:

- Channel-related interrupts
- Port-related interrupts
- FIFO-related interrupts

The device mode interrupts are:

- Endpoints-related interrupts
- Transfer-related interrupts
- FIFO-related interrupts

Figure 23-9 Interrupt hierarchy



23.9. USB system performance

It is the large RAM buffers and the flexible, effective FIFO architecture and, especially, the advanced FIFO control mechanism that make the best USB system performance be achieved. Indeed, this mechanism allows the OTG_FS to fill in the available RAM space at best regardless of the current USB sequence. With these features:

- Optimize the CPU bandwidth usage, the application reduce its payload without USB intervention:

- When transmission data are sent over the USB efficiently, the application can accumulate large amounts of transmission data in advance
- The application benefits from having a large time to download data from the single receive FIFO
- Compared with application intervention, the USB Core can maintain its full operating rate, that is to provide maximum Full-Speed bandwidth with a great margin of autonomy:
 - It can autonomously manage the sending of data over the USB from the buffer by a large data transmission buffer
 - It can autonomously fill in the buffer with the data coming from the USB by a large data receive buffer

The USB system can withstand the maximum Full-Speed data rate for up to 1 frame without any CPU intervention as the OTG_FS core can fill in the 1.25 KB RAM buffer which is more than enough to cover a Full-Speed frame very efficiently.

23.10. OTG_FS registers

The OTG_FS registers (OTG_FSRs) can be accessed directly by the MCU; the application can read from and write to them through the AHB slave interface to control the OTG_FS controller. All registers are 32 bit wide and aligned in the word address boundaries. The peripheral registers have to be accessed by words (32 bits).

OTG_FSRs are classified as follows:


- Global control and status registers (GCSRs)
- Host control and status registers (HCSRs)
- Device control and status registers (DCSRs)
- Power and clock registers (PCRs)
- FIFO access registers (FARs)

The Global control and status, Power and clock and FIFO access registers are used in both host and device modes. Host control and status registers only are used in host mode and Device control and status registers only are used in device mode. When the OTG_FS controller is operating in host mode, the application must not access registers from device mode and vice versa. If an illegal access occurs, a mode mismatch interrupt is generated and reflected in the global interrupt flag register (MMISIF bit in OTG_FS_GIFR). When the core switches from one mode to the other, the registers in the new mode of operation must be reprogrammed as they would be after a power-on reset.

23.10.1. OTG_FSRs memory map

All OTG_FS registers are located in the AHB clock domain. Each register group occupies different addresses. All addresses given are relative to the USB-OTG base address of 0x5000 0000.

Figure 23-10 OTG_FSRs memory map



23.10.2. USB OTG_FS global registers

Global registers do not need to be re-initialized when switching between host mode and device mode. They can be accessed in both host and device modes.

OTG_FS Global OTG control and status register (OTG_FS_GOTGCSR)

Address offset: 0x0000

Reset value: 0x0000 0800

The register controls the USB OTG operation and reflects the status of the OTG function of the core.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												BSV	ASV	DI	CIDPS
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				DHNPEN	HHNPEN	HNPREQ	HNEGS	Reserved					SREQ	SREQS	
				rw	rw	rw	r						rw	r	

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value
19	BSV	B-session valid B-device mode transceiver status. 0: B-session is not valid 1: B-session is valid In OTG mode, setting this bit will determine if the B-device is connected or disconnected. <i>Note: Only accessible in device mode.</i>
18	ASV	A- session valid A-host mode transceiver status. 0: A-session is not valid 1: A-session is valid The A-device is default host at the start of a session. <i>Note: Only accessible in host mode.</i>
17	DI	Debounce interval Debounce interval of a detected connection. 0: Long debounce interval, used for physical connections (100 ms + 2.5μs) 1: Short debounce interval, used for soft connections (2.5μs) <i>Note: Only accessible in host mode.</i>
16	CIDPS	Connector ID pin status Connector ID pin status on a connect event. 0: The OTG_FS controller is in A-device mode 1: The OTG_FS controller is in B-device mode <i>Note: Accessible in both device and host modes.</i>
15:12	Reserved	Must be kept at reset value
11	DHNPEN	Device HNP enable

		<p>Set by the application when it has successfully received a SetFeature.SetHNPEnable command from the connected USB host.</p> <p>0: HNP is not enabled 1: HNP is enabled</p> <p><i>Note: Only accessible in device mode.</i></p>
10	HHNPEN	<p>Host HNP enable</p> <p>Set by the application when it has successfully enabled HNP (using the SetFeature.SetHNPEnable command) on the connected device.</p> <p>0: HNP is not enabled 1: HNP is enabled</p> <p><i>Note: Only accessible in host mode.</i></p>
9	HNPREQ	<p>HNP request</p> <p>Set by the application when it needs to send an HNP request to the connected USB host.</p> <p>Cleared by the application by clearing host negotiation status change bit (HNEGSC) in the OTG_FS_GOTGIFR register.</p> <p>0: No HNP request 1: HNP request</p> <p><i>Note: Only accessible in device mode.</i></p>
8	HNEGS	<p>Host negotiation success</p> <p>Set by the core when host negotiation is successful.</p> <p>Cleared by the core when the HNP request bit (HNPREQ) is set.</p> <p>0: Host negotiation failure 1: Host negotiation success</p> <p><i>Note: Only accessible in device mode.</i></p>
7:2	Reserved	Must be kept at reset value
1	SREQ	<p>Session request</p> <p>Set by the application to initiate a session request on the USB.</p> <p>Cleared by the application by clearing the session request status change bit (SREQSC) in the OTG_FS_GOTGIFR register.</p> <p>If you use the USB 1.1 full-speed serial transceiver interface to initiate the session request, the application must wait until V_{BUS} discharges to 0.2 V, after the B-session valid bit (BSV) is cleared. This discharge time varies between different PHYs and can be obtained from the PHY vendor.</p> <p>0: No session request 1: Session request</p> <p><i>Note: Only accessible in device mode.</i></p>
0	SREQS	<p>Session request success</p> <p>Set by the core when a session request initiation is successful.</p> <p>0: Session request failure 1: Session request success</p>


Note: Only accessible in device mode.

OTG_FS Global OTG interrupt flag register (OTG_FS_GOTGIFR)

Address offset: 0x0004

Reset value: 0x0000 0000

The application reads this register to determine which event has caused an OTG interrupt and clears the bits in this register to clear the associated OTG interrupt.



Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value
19	DF	Debounce finish Set by the core when the debounce is finished after the device is connected. The application can initiate USB reset signal after detecting this interrupt. This bit is only valid when the HNP Capable or SRP Capable bit is set in the OTG_FS_GUSBCSR register (HNPCAP or SRPCAP bit). <i>Note: Only accessible in host mode.</i>
18	ADTO	A-device timeout Set by the core to indicate that the A-device has timed out while waiting for the B-device to connect. <i>Note: Accessible in both device and host modes.</i>
17	HNEGREQ	Host negotiation request Set by the core when the core detects a host negotiation request on the USB. <i>Note: Accessible in both device and host modes.</i>
16:10	Reserved	Must be kept at reset value


9	HNEGSC	Host negotiation status change Set by the core when a host negotiation request status is changed. The application must read the host negotiation success bit (HNEGS bit) of the OTG_FS_GOTGCSR register to check for success or failure. <i>Note: Accessible in both device and host modes.</i>
8	SREQSC	Session request status change Set by the core when a session request status is changed. The application must read the session request success bit (SREQS bit) in the OTG_FS_GOTGCSR register to check for success or failure. <i>Note: Accessible in both device and host modes.</i>
7:3	Reserved	Must be kept at reset value
2	SE	Session end Indicates that the level of the voltage on V _{BUS} is no longer valid for a B-Peripheral session when V _{BUS} < 0.8 V.
1:0	Reserved	Must be kept at reset value

OTG_FS Global AHB control and status register (OTG_FS_GAHBCSR)

Address offset: 0x0008

Reset value: 0x0000 0000

This register mainly contains AHB system-related configuration parameters. In core initialization need to program the register after power-on or mode switching. Do not change this register after the core initialization. The application must program this register before starting any transactions on either the AHB or the USB.



Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value


8	PTXFEL	<p>Periodic Tx FIFO empty level</p> <p>Indicates when the periodic transmit FIFO empty interrupt (PTXFEIF bit) in the OTG_FS_GIFR register is triggered.</p> <p>0: The periodic transmit FIFO is half empty 1: The periodic transmit FIFO is completely empty</p> <p><i>Note: Only accessible in host mode.</i></p>
7	TXFEL	<p>Tx FIFO empty level</p> <p>In device mode, this bit indicates when IN endpoint transmit FIFO empty interrupt (TXFEIF bit in OTG_FS_DIEPnIFR.) is triggered.</p> <p>0: The IN endpoint transmit FIFO is half empty 1: The IN endpoint transmit FIFO is completely empty</p> <p>In host mode, this bit indicates when the non-periodic transmit FIFO empty interrupt (NPTXFEIF bit in OTG_FS_GIFR) is triggered:</p> <p>0: The non-periodic transmit FIFO is half empty 1: The non-periodic transmit FIFO is completely empty</p>
6:1	Reserved	Must be kept at reset value
0	GINTEN	<p>Global interrupt enable</p> <p>Set by the application to enable or disable all interrupts. The core updates the interrupt status registers irrespective of this bit's setting.</p> <p>0: Disable all interrupts. 1: Enable all interrupts.</p> <p><i>Note: Accessible in both device and host modes.</i></p>

OTG_FS Global USB control and status register (OTG_FS_GUSBCSR)

Address offset: 0x000C

Reset value: 0x0000 0A00

This register contains USB and USB-PHY related configuration parameters. In core initialization need to program the register after power-on or mode switching. Do not change this register after the core initialization. The application must program this register before starting any transactions on either the AHB or the USB.



	UTT[3:0]	HNPCAP	SRPCAP	FSSTS	Reserved	TOC[2:0]
	rw	r/rw	r/rw	r		rw

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value
30	FDM	<p>Force device mode</p> <p>Setting this bit will force the core to device mode irrespective of the OTG_FS ID input pin.</p> <p>0: Normal mode 1: Device mode</p> <p>The application must wait at least 25 ms for the change taking effect after setting the force bit.</p> <p><i>Note: Accessible in both device and host modes.</i></p>
29	FHM	<p>Force host mode</p> <p>Setting this bit will force the core to host mode irrespective of the OTG_FS ID input pin.</p> <p>0: Normal mode 1: Host mode</p> <p>The application must wait at least 25 ms for the change taking effect after setting the force bit.</p> <p><i>Note: Accessible in both device and host modes.</i></p>
28:14	Reserved	Must be kept at reset value
13:10	UTT[3:0]	<p>USB turnaround time</p> <p>Sets the turnaround time in PHY clocks.</p> <p><i>Note: Only accessible in device mode.</i></p>
9	HNPCAP	<p>HNP-capable</p> <p>Set by application to control the OTG_FS controller's HNP capabilities.</p> <p>0: HNP capability is disabled 1: HNP capability is enabled</p> <p><i>Note: Accessible in both device and host modes.</i></p>
8	SRPCAP	<p>SRP-capable</p> <p>Set by application to control the OTG_FS controller's SRP capabilities. If the core operates as a B-device without SRP capability, it cannot request the connected A-device (host) to activate V_{BUS} and start a session.</p> <p>0: SRP capability is disabled 1: SRP capability is enabled</p> <p><i>Note: Accessible in both device and host modes.</i></p>
7	FSSTS	<p>Full Speed serial transceiver select</p> <p>This bit is always 1 with read-only access.</p>


6:3	Reserved	Must be kept at reset value
2:0	TOC[2:0]	<p>FS timeout calibration</p> <p>To account for any additional delays introduced by the PHY, the application can configure the Full-Speed inter packet timeout duration in the core by setting this field. The value of this field is in terms of PHY.</p> <p>This can be required, because the delay introduced by the PHY in generating the line state condition can vary from one PHY to another.</p> <p>The USB standard timeout value for full-speed operation is 16 to 18 (inclusive) bit times. The application sets this field based on the speed of enumeration. The number of bit times added per PHY clock is 0.25 bit times.</p>

OTG_FS Global reset control register (OTG_FS_GRSTCTLR)

Address offset: 0x0010

Reset value: 0x8000 0000

The application uses this register to reset various hardware features inside the core.



Bits	Fields	Descriptions
31	AHBMIDL	<p>AHB master idle</p> <p>Indicates that the AHB master module is in the Idle condition. This bit is always 1.</p> <p><i>Note: Accessible in both device and host modes.</i></p>
30:11	Reserved	Must be kept at reset value
10:6	TXFNUM[4:0]	<p>Tx FIFO number</p> <p>Indicates which Tx FIFO must be flushed using the Tx FIFO Flush bit. Only when the core cleared the transmit FIFO Flush bit, the application can modify this field.</p> <p>00000:</p> <ul style="list-style-type: none"> – Non-periodic Tx FIFO flush in host mode – Tx FIFO 0 flush in device mode

		00001:	<ul style="list-style-type: none"> – Periodic Tx FIFO flush in host mode – Tx FIFO 1 flush in device mode
		00010:	Tx FIFO 2 flush in device mode
		00011:	Tx FIFO 3 flush in device mode
		1xxxx:	Flush all the transmit FIFOs in device or host mode.
			<i>Note: Accessible in both device and host modes.</i>
5	TXFF	Tx FIFO flush	<p>Set by the application to selectively flush a single or all transmit FIFOs, but cannot do so if the core is in the midst of a transaction.</p> <p>When the core is reading from or writing to the Tx FIFO, the application must not set this bit. Verify using these registers:</p> <p>Read—NAK Effective Interrupt ensures the core is not reading from the FIFO</p> <p><i>Note: Accessible in both device and host modes.</i></p>
4	RXFF	Rx FIFO flush	<p>Set by the application to flush the entire Rx FIFO, but cannot do so if the core is in the middle of a transaction.</p> <p>When the core is reading from or writing to the Rx FIFO, the application must not set this bit.</p> <p>The application must wait until the bit is cleared before performing any other operations. This bit requires 8 clocks (slowest of PHY or AHB clock) to clear.</p> <p><i>Note: Accessible in both device and host modes.</i></p>
3	Reserved	Must be kept at reset value	
2	HFCRST	Host frame counter reset	<p>Set by the application to reset the frame number counter inside the core. When the frame counter is reset, the core sends out the subsequent SOF which has a frame number of 0.</p> <p><i>Note: Only accessible in host mode.</i></p>
1	HCSRST	HCLK soft reset	<p>Set by the application to flush the control logic except for FIFOS in the AHB Clock domain. Only AHB Clock Domain pipelines are reset.</p> <p>According to the protocol, all state machines in the AHB clock domain are reset to the Idle state after terminating the transactions on the AHB.</p> <p>CSR control bits used by clearing the AHB clock domain state machines.</p> <p>To clear this interrupt, status enable bits that control the interrupt status and are generated by the AHB clock domain state machine are cleared.</p> <p>Because interrupt status bits are not cleared, the application can get the status of any core events that occurred after it set this bit.</p> <p>This is a self-clearing bit that the core clears after all necessary logic is reset in the core. This can take several clocks, depending on the core's current state.</p> <p><i>Note: Accessible in both device and host modes.</i></p>

0	CSRST	<p>Core soft reset</p> <p>Resets the HCLK and PCLK domains as follows:</p> <p>Clears the interrupts and all the CSR register bits except for the following bits:</p> <ul style="list-style-type: none"> – SPHYCLK bit in OTG_FS_PCCTLR – FLSPCS bit in OTG_FS_HCTLR – DS bit in OTG_FS_DCFG <p>All module state machines (except for the AHB slave unit) are reset to the Idle state, and all the transmit FIFOs and the receive FIFO are flushed.</p> <p>Any transactions on the AHB Master are terminated as soon as possible, after completing the last data phase of an AHB transfer. Any transactions on the USB are terminated immediately.</p> <p>The application can write to this bit any time it wants to reset the core. This is a self-clearing bit and the core clears this bit after all the necessary logic is reset in the core, which can take several clocks, depending on the current state of the core. Once this bit has been cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay). The software must also check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation.</p> <p>Typically, the software reset is used during software development and also when you dynamically change the PHY selection bits in the above listed USB configuration registers.</p> <p>When you change the PHY, the corresponding clock for the PHY is selected and used in the PHY domain. Once a new clock is selected, the PHY domain has to be reset for proper operation.</p> <p><i>Note: Accessible in both device and host modes.</i></p>
---	-------	---

OTG_FS Global interrupt flag register (OTG_FS_GIFR)

Address offset: 0x0014

Reset value: 0x0400 0021

This register reflects system-level events which interrupt the application for in the device mode or host mode.

This register can indicate the current mode. Some of the bits in this register are valid only in host mode, while others are valid in device mode only. To clear the interrupt status bits of the rc_w1 type, the application must write 1 into the bit.

The FIFO status interrupts are read-only; once software reads from or writes to the FIFO while servicing these interrupts, FIFO interrupt conditions are cleared automatically.

The application must clear the register at initialization before disable the interrupt bit to avoid any interrupts generated prior to initialization.

WKUPIF	SESIF	DISCIF	CIDPSC	Res.	PTXFEIF	HCIF	HPIF	Reserved	IPXIF/ISOOX	IISOIX	OEPIF	IEPIF	Reserved		
rc_	rc_	rc_	rc_		r	r	r		rc_	rc_	r	r			
w1	w1	w1	w1						w1	w1					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EOPIF	ISOOPDIF	ENUMF	RST	SP	ESP	Reserved	GONAK	GINAK	NPTXFEIF	RXFNEIF	SOF	OTGIF	MMISIF	COPM	
rc_	rc_	rc_	rc_	rc_	rc_		r	r	r	r	rc_w1	r	rc_w1	r	
w1	w1	w1	w1	w1	w1										

Bits	Fields	Descriptions
31	WKUPIF	<p>Wakeup interrupt flag</p> <p>This interrupt is triggered when a resume signal (in device mode) or a remote wakeup signal (in host mode) is detected on the USB.</p> <p><i>Note: Accessible in both device and host modes.</i></p>
30	SESIF	<p>Session interrupt flag</p> <p>This interrupt is triggered when a session request is detected from the device (in host mode) or V_{BUS} is in the valid range for a B-peripheral device (in device mode).</p> <p><i>Note: Accessible in both device and host modes.</i></p>
29	DISCIF	<p>Disconnect interrupt flag</p> <p>This interrupt is triggered when detect a device disconnection.</p> <p><i>Note: Only accessible in host mode.</i></p>
28	CIDPSC	<p>Connector ID pin status change</p> <p>Set by the core when connector ID status is changed.</p> <p><i>Note: Accessible in both device and host modes.</i></p>
27	Reserved	Must be kept at reset value
26	PTXFEIF	<p>Periodic Tx FIFO empty interrupt flag</p> <p>This interrupt is triggered when the periodic transmit FIFO is either half or completely empty and there is space for at least one entry to be written in the periodic request queue. The empty level is determined by the periodic Tx FIFO empty level bit (PTXFEL) in the OTG_FS_GAHBCSR register.</p> <p><i>Note: Only accessible in host mode.</i></p>
25	HCIF	<p>Host channels interrupt flag</p> <p>Set by the core to indicate that an interrupt is pending on one of the channels of the core (in host mode). The application must read the OTG_FS_HACINT register to</p>

determine the exact number of the channel on which the interrupt occurred, and then read the corresponding OTG_FS_HCNIFR register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the OTG_FS_HCNIFR register to clear this bit.

Note: Only accessible in host mode.

24	HPIF	<p>Host port interrupt flag</p> <p>Set by the core to indicate a change in port status of the OTG_FS core in host mode. The application must read the OTG_FS_HPCSR register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the OTG_FS_HPCSR register to clear this bit.</p> <p><i>Note: Only accessible in host mode.</i></p>
23:22	Reserved	Must be kept at reset value
21	IPXIF	<p>Incomplete periodic transfer interrupt flag</p> <p>In host mode, the core sets this interrupt flag bit when there are incomplete periodic transactions still pending, which are scheduled for the current frame.</p>
	IISOOX	<p>Incomplete isochronous OUT transfer</p> <p>In device mode, this interrupt flag bit is set by the core to indicate that there is at least one isochronous OUT endpoint on which the transfer is not completed in the current frame. This interrupt is generated along with the end of periodic frame interrupt (EOPF) bit in this register.</p>
20	IISOIX	<p>Incomplete isochronous IN transfer</p> <p>Set by the core to indicate that there is at least one isochronous IN endpoint on which the transfer is not completed in the current frame. This interrupt is generated along with the end of periodic frame interrupt (EOPF) bit in this register.</p> <p><i>Note: Only accessible in device mode.</i></p>
19	OEPIF	<p>OUT endpoint interrupt flag</p> <p>Indicate that an interrupt is pending on one of the OUT endpoints of the core (in device mode). The application must read the OTG_FS_DAEPINT register to determine the exact number of the OUT endpoint on which the interrupt occurred, and then read the corresponding OTG_FS_DOEPnIFR register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the corresponding OTG_FS_DOEPnIFR register to clear this bit.</p> <p><i>Note: Only accessible in device mode.</i></p>
18	IEPIF	<p>IN endpoint interrupt flag</p> <p>Indicate that an interrupt is pending on one of the IN endpoints of the core (in device mode). The application must read the OTG_FS_DAEPINT register to determine the exact number of the IN endpoint on which the interrupt occurred, and then read the corresponding OTG_FS_DIEPnIFR register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the corresponding OTG_FS_DIEPnIFR register to clear this bit.</p>

Note: Only accessible in device mode.

17:16	Reserved	Must be kept at reset value
15	EOPFIF	<p>End of periodic frame interrupt flag</p> <p>Indicates that the period specified in the periodic frame interval field of the OTG_FS_DCFG register (PFI bit in OTG_FS_DCFG) has been reached in the current frame.</p> <p><i>Note: Only accessible in device mode.</i></p>
14	ISOOPDIF	<p>Isochronous OUT packet dropped interrupt flag</p> <p>Set by the core when it fails to write an isochronous OUT packet into the Rx FIFO because the Rx FIFO does not have enough space to accommodate a maximum size packet for the isochronous OUT endpoint.</p> <p><i>Note: Only accessible in device mode.</i></p>
13	ENUMF	<p>Enumeration finished</p> <p>Indicates that speed enumeration is finished. The application must read the OTG_FS_DSTR register to obtain the enumerated speed.</p> <p><i>Note: Only accessible in device mode.</i></p>
12	RST	<p>USB reset</p> <p>Indicates that a reset is detected on the USB.</p> <p><i>Note: Only accessible in device mode.</i></p>
11	SP	<p>USB suspend</p> <p>Indicates that a suspend signal was detected on the USB. The core enters the suspended state when there is no activity on the USB bus for 3ms.</p> <p><i>Note: Only accessible in device mode.</i></p>
10	ESP	<p>Early suspend</p> <p>Indicates that an Idle state has been detected on the USB for 3ms.</p> <p><i>Note: Only accessible in device mode.</i></p>
9:8	Reserved	Must be kept at reset value
7	GONAK	<p>Global OUT NAK effective</p> <p>Indicates that the set global OUT NAK bit (SGONAK) in the OTG_FS_DCTL register, set by the application, has taken effect in the core. This bit can be cleared by writing the clear global OUT NAK bit (CGONAK) in the OTG_FS_DCTL register.</p> <p><i>Note: Only accessible in device mode.</i></p>
6	GINAK	<p>Global IN non-periodic NAK effective</p> <p>Indicates that the set global non-periodic IN NAK bit (SGINAK) in the OTG_FS_DCTL register, set by the application, has taken effect in the core. That is, the core has sampled the global IN NAK bit set by the application. This bit can be cleared by clearing the clear global non-periodic IN NAK bit (CGINAK) in the OTG_FS_DCTL register.</p> <p>This interrupt does not necessarily mean that a NAK handshake is sent out on the</p>

		USB. The STALL bit takes precedence over the NAK bit. <i>Note: Only accessible in device mode.</i>
5	NPTXFEIF	<p>Non-periodic Tx FIFO empty interrupt flag</p> <p>This interrupt is triggered when the non-periodic Tx FIFO is either half or completely empty, and there is space for at least one entry to be written to the non-periodic transmit request queue. The empty level is determined by the non-periodic Tx FIFO empty level bit (TXFEL) in the OTG_FS_GAHBCSR register. <i>Note: Accessible in host mode only.</i></p>
4	RXFNEIF	<p>Rx FIFO non-empty interrupt flag</p> <p>Indicates that there is at least one packet pending to be read from the Rx FIFO. <i>Note: Accessible in both host and device modes.</i></p>
3	SOF	<p>Start of frame</p> <p>In host mode, the core sets this bit to indicate that an SOF (FS) or Keep-Alive (LS) is transmitted on the USB. This bit is set to 1 by the application will clear the interrupt. In device mode, the core sets this bit to indicate that an SOF token has been received on the USB. The application can read the Device Status register to get the current frame number. This interrupt is triggered only when the device is operating at Full-Speed. <i>Note: Accessible in both host and device modes.</i></p>
2	OTGIF	<p>OTG interrupt flag</p> <p>Set by the core to indicate an OTG protocol event. The application must read the global OTG Interrupt flag (OTG_FS_GOTGIFR) register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the OTG_FS_GOTGIFR register to clear this bit. <i>Note: Accessible in both host and device modes.</i></p>
1	MMISIF	<p>Mode mismatch interrupt flag</p> <p>Set by the core when the application is trying to access:</p> <ul style="list-style-type: none"> – A host mode register, when the core is operating in device mode – A device mode register, when the core is operating in host mode <p>The register access is completed on the AHB with an OKAY response, but is ignored by the core internally and does not affect the operation of the core. <i>Note: Accessible in both host and device modes.</i></p>
0	COPM	<p>Current operation mode</p> <p>0: Device mode 1: Host mode <i>Note: Accessible in both host and device modes.</i></p>

OTG_FS Global interrupt enable register (OTG_FS_GIEN)

Address offset: 0x0018

Reset value: 0x0000 0000

This register works with the global interrupt flag register (OTG_FS_GIFR) to interrupt the application. When an interrupt enable bit is disabled, the interrupt associated with that bit is not generated. However, the global Interrupt flag register bit corresponding to that interrupt is still set.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
WKUPIE	SESIE	DISCIE	CIDSCIE	Res.	PTXFEIE	HCIE	HPIE	Reserved	IE	IPXIENSOOX	IISOXIE	OEPIE	IEPIE	EPMISIE	Res
rw	rw	rw	rw		rw	rw	r			rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EOPPIE	ISOOPDIE	ENUMFIE	RSTIE	SPIE	ESPIE	Reserved	GONAKEIE	GINAKEIE	NPTXFEIE	RXFNEIE	SOFIE	OTGIE	MMISIE	Res	
rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	rw	

Bits	Fields	Descriptions
31	WKUPIE	Wakeup interrupt enable 0: Disable wakeup interrupt 1: Enable wakeup interrupt <i>Note: Accessible in both host and device modes.</i>
30	SESIE	Session interrupt enable 0: Disable session interrupt 1: Enable session interrupt <i>Note: Accessible in both host and device modes.</i>
29	DISCIE	Disconnect interrupt enable 0: Disable disconnect interrupt 1: Enable disconnect interrupt <i>Note: Only accessible in device mode.</i>
28	CIDPSCIE	Connector ID pin status change interrupt enable 0: Disable connector ID pin status interrupt 1: Enable connector ID pin status interrupt <i>Note: Accessible in both host and device modes.</i>
27	Reserved	Must be kept at reset value
26	PTXFEIE	Periodic Tx FIFO empty interrupt enable 0: Disable periodic Tx FIFO empty interrupt 1: Enable periodic Tx FIFO empty interrupt

		<i>Note: Only accessible in host mode.</i>
25	HCIE	Host channels interrupt enable 0: Disable host channels interrupt 1: Enable host channels interrupt <i>Note: Only accessible in host mode.</i>
24	HPIE	Host port interrupt enable 0: Disable host port interrupt 1: Enable host port interrupt <i>Note: Only accessible in host mode.</i>
23:22	Reserved	Must be kept at reset value
21	IPXIE	Incomplete periodic transfer interrupt enable 0: Disable incomplete periodic interrupt 1: Enable incomplete periodic interrupt <i>Note: Only accessible in host mode.</i>
	IISOOXIE	Incomplete isochronous OUT transfer interrupt enable 0: Disable incomplete isochronous OUT transfer interrupt 1: Enable incomplete isochronous OUT transfer interrupt <i>Note: Only accessible in device mode.</i>
20	IISOIXIE	Incomplete isochronous IN transfer interrupt enable 0: Disable incomplete isochronous IN transfer interrupt 1: Enable incomplete isochronous IN transfer interrupt <i>Note: Only accessible in device mode.</i>
19	OEPIE	OUT endpoints interrupt enable 0: Disable OUT endpoints interrupt 1: Enable OUT endpoints interrupt <i>Note: Only accessible in device mode.</i>
18	IEPIE	IN endpoints interrupt enable 0: Disable IN endpoints interrupt 1: Enable IN endpoints interrupt <i>Note: Only accessible in device mode.</i>
17	EMISIE	Endpoint mismatch interrupt enable 0: Disable endpoint mismatch interrupt 1: Enable endpoint mismatch interrupt <i>Note: Only accessible in device mode.</i>
16	Reserved	Must be kept at reset value
15	EOPFIE	End of periodic frame interrupt enable 0: Disable end of periodic frame interrupt 1: Enable end of periodic frame interrupt

Note: Only accessible in device mode.

14	ISOOPDIE	<p>Isochronous OUT packet dropped interrupt enable</p> <p>0: Disable isochronous OUT packet dropped interrupt</p> <p>1: Enable isochronous OUT packet dropped interrupt</p> <p><i>Note: Only accessible in device mode.</i></p>
13	ENUMFIE	<p>Enumeration finish enable</p> <p>0: Disable enumeration finish interrupt</p> <p>1: Enable enumeration finish interrupt</p> <p><i>Note: Only accessible in device mode.</i></p>
12	RSTIE	<p>USB reset interrupt enable</p> <p>0: Disable USB reset interrupt</p> <p>1: Enable USB reset interrupt</p> <p><i>Note: Only accessible in device mode.</i></p>
11	SPIE	<p>USB suspend interrupt enable</p> <p>0: Disable USB suspend interrupt</p> <p>1: Enable USB suspend interrupt</p> <p><i>Note: Only accessible in device mode.</i></p>
10	ESPIE	<p>Early suspend interrupt enable</p> <p>0: Disable early suspend interrupt</p> <p>1: Enable early suspend interrupt</p> <p><i>Note: Only accessible in device mode.</i></p>
9:8	Reserved	<p>Must be kept at reset value</p>
7	GONAKEIE	<p>Global OUT NAK effective interrupt enable</p> <p>0: Disable global OUT NAK interrupt</p> <p>1: Enable global OUT NAK interrupt</p> <p><i>Note: Only accessible in device mode.</i></p>
6	GINAKEIE	<p>Global non-periodic IN NAK effective interrupt enable</p> <p>0: Disable global non-periodic IN NAK effective interrupt</p> <p>1: Enable global non-periodic IN NAK effective interrupt</p> <p><i>Note: Only accessible in device mode.</i></p>
5	NPTXFEIE	<p>Non-periodic Tx FIFO empty interrupt enable</p> <p>0: Disable non-periodic Tx FIFO empty interrupt</p> <p>1: Enable non-periodic Tx FIFO empty interrupt</p> <p><i>Note: Only accessible in Host mode.</i></p>
4	RXFNEIE	<p>Receive FIFO non-empty interrupt enable</p> <p>0: Disable receive FIFO non-empty interrupt</p> <p>1: Enable receive FIFO non-empty interrupt</p> <p><i>Note: Accessible in both device and host modes.</i></p>

3	SOFIE	Start of frame interrupt enable 0: Disable start of frame interrupt 1: Enable start of frame interrupt <i>Note: Accessible in both device and host modes.</i>
2	OTGIE	OTG interrupt enable 0: Disable OTG interrupt 1: Enable OTG interrupt <i>Note: Accessible in both device and host modes.</i>
1	MMISIE	Mode mismatch interrupt enable 0: Disable mode mismatch interrupt 1: Enable mode mismatch interrupt <i>Note: Accessible in both device and host modes.</i>
0	Reserved	Must be kept at reset value

OTG_FS Global receive status read/receive status read and pop registers (OTG_FS_GRXSR/OTG_FS_GRXSRP)

Address offset for Read: 0x001C


Address offset for Pop: 0x0020


Reset value: 0x0000 0000

A read to the receive status read register returns the contents of the top of the Receive FIFO. A read to the Receive status read and pop register additionally pops the top data entry out of the Rx FIFO.

The receive status contents must be interpreted differently in host and device modes. The core ignores the receive status pop/read when the Rx FIFO is empty and returns a value of 0x0000 0000. The application must only pop the Receive Status FIFO when Receive FIFO non-empty interrupt flag bit of the global interrupt flag register (RXFNEIF bit in OTG_FS_GIFR) is asserted



Host mode:





Bits	Fields	Descriptions
31:21	Reserved	Must be kept at reset value
20:17	RPCKST[3:0]	Received packet status 0010: IN data packet received 0011: IN transfer completed (triggers an interrupt) 0101: Data toggle error (triggers an interrupt) 0111: Channel halted (triggers an interrupt) Others: Reserved
16:15	DPID[1:0]	Data PID Indicates the Data PID of the received packet 00: DATA0 10: DATA1 01: DATA2 11: MDATA
14:4	BCOUNT[10:0]	Byte count Indicates the byte count of the received IN data packet.
3:0	CNUM[3:0]	Channel number Indicates the channel number to which the current received packet belongs.

Device mode:




Bits	Fields	Descriptions
31:25	Reserved	Must be kept at reset value
24:21	FNUM[3:0]	Frame number This is the least significant 4 bits of the frame number in which the packet is received on the USB. Supported only by isochronous OUT endpoints
20:17	RPCKST[3:0]	Received packet status 0001: Global OUT NAK (triggers an interrupt) 0010: OUT data packet received 0011: OUT transfer completed (triggers an interrupt) 0100: SETUP transaction completed (triggers an interrupt) 0110: SETUP data packet received Others: Reserved
16:15	DPID[1:0]	Data PID Indicates the Data PID of the received OUT data packet 00: DATA0 10: DATA1 01: DATA2 11: MDATA
14:4	BCOUNT[10:0]	Byte count Indicates the byte count of the received data packet.
3:0	EPNUM[3:0]	Endpoint number Indicates the endpoint number to which the current received packet belongs.

OTG_FS Global receive FIFO length register (OTG_FS_GRXFLEN)

Address offset: 0x024

Reset value: 0x0000 0200

The application can program the RAM size that must be allocated to the Rx FIFO.






r/rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15:0	RXFD[15:0]	Rx FIFO depth In terms of 32-bit words. $16 \leq \text{RXFD} \leq 140$


OTG_FS Host non-periodic transmit FIFO length register (OTG_FS_HNPTXFLEN)/Device IN endpoint 0 transmit FIFO length (OTG_FS_DIEP0TXFLEN)

Address offset: 0x028

Reset value: 0x0200 0200



r/rw



r/rw

Host Mode:

Bits	Fields	Descriptions
31:16	NPTXFD[15:0]	Non-periodic Tx FIFO depth In terms of 32-bit words. $16 \leq \text{NPTXFD} \leq 140$
15:0	NPTXRSAR[15:0]	Non-periodic Tx RAM start address This field contains the start address for non-periodic transmit FIFO RAM.

Device Mode:

Bits	Fields	Descriptions
31:16	EP0TXFD[15:0]	Endpoint 0 Tx FIFO depth In terms of 32-bit words. $16 \leq EP0TXFD \leq 140$
15:0	EP0TXRSAR[15:0]	Endpoint 0 Tx RAM start address This field contains the start address for the endpoint0 transmit FIFO RAM.


OTG_FS Host non-periodic transmit FIFO/queue status register (OTG_FS_HNPTXFQS)

Address offset: 0x002C

Reset value: 0x0008 0200

Note: In Device mode, this register is not valid.

This read-only register provides the free space information for the non-periodic Tx FIFO and the non-periodic transmit request queue.



Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value
30:24	NPTXRQTOP[6:0]	Top of the non-periodic Tx request queue Entry in the non-periodic transmit request queue that is currently being processed by the MAC. Bits 30:27: Channel/endpoint number Bits 26:25: – 00: IN/OUT token


- 01: Zero-length transmit packet (device IN/host OUT)
- 11: Channel halt command
- Bit 24: Terminate (last entry for selected channel/endpoint)

23:16	NPTXRQS[7:0]	<p>Non-periodic Tx request queue space</p> <p>Indicates the amount of free space available in the non-periodic transmit request queue.</p> <p>This queue holds both IN and OUT requests in host mode.</p> <p>00: Non-periodic transmit request queue is full</p> <p>01: 1 location available</p> <p>10: 2 locations available</p> <p>bxn: n locations available ($0 \leq n \leq 8$)</p> <p>Others: Reserved</p>
15:0	NPTXFS[15:0]	<p>Non-periodic Tx FIFO space</p> <p>Indicates the amount of free space available in the non-periodic transmit FIFO. In terms of 32-bit words.</p> <p>00: Non-periodic transmit FIFO is full</p> <p>01: 1 word available</p> <p>10: 2 words available</p> <p>0xn: n words available (where $0 \leq n \leq NPTXFD$)</p> <p>Others: Reserved</p>

OTG_FS Global core configuration register (OTG_FS_GCCG)

Address offset: 0x0038

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value
21	NOVBUSSENS	VBUS sensing disable option When this bit is set, VBUS is considered internally to be always at VBUS valid level (5 V). This option removes the need for a dedicated VBUS pad, and leave this pad free to be used for other purposes such as a shared functionality. VBUS connection can be remapped on another general purpose input pad and monitored by software. This option is only suitable for host-only or device-only applications. 0: VBUS sensing available by hardware 1: VBUS sensing not available by hardware
20	SOFOUTEN	SOF output enable 0: SOF pulse not available on PAD 1: SOF pulse available on PAD
19	VBUSBDEN	Enable the V _{BUS} sensing “B” device 0: V _{BUS} sensing “B” device disabled 1: V _{BUS} sensing “B” device enabled
18	VBUSADEN	Enable the V _{BUS} sensing “A” device 0: V _{BUS} sensing “A” device disabled 1: V _{BUS} sensing “A” device enabled
17	Reserved	Must be kept at reset value
16	PDWN	Power down Used to activate the transceiver in transmission/reception 0: Power down active 1: Power down deactivated (“Transceiver active”)
15:0	Reserved	Must be kept at reset value

OTG_FS Core ID register (OTG_FS_CID)

Address offset: 0x003C


Reset value: 0x0000 1000

This register contains the Product ID.



rw

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



rw


Bits	Fields	Descriptions
31:0	PIDF	Product ID field Application-programmable ID field.

OTG_FS Host periodic transmit FIFO length register (OTG_FS_HPTXFLEN)

Address offset: 0x0100


Reset value: 0x0200 0600

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



r/rw

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0




r/rw

Bits	Fields	Descriptions
31:16	HPTXFD[15:0]	Host periodic Tx FIFO depth In terms of 32-bit words. Minimum value is 16
15:0	HPTXFSAR[15:0]	Host periodic Tx FIFO start address The power-on reset value of this register is the sum of the largest Rx FIFO depth and largest non-periodic Tx FIFO depth.


OTG_FS Device IN endpoint transmit FIFO length register (OTG_FS_DIEPnTXFLEN) (n = 1..3, where n is the FIFO_number)

Address offset: 0x0104 + (FIFO_number – 1) × 0x04

Reset value: 0x0200 0400



r/rw



r/rw

Bits	Fields	Descriptions
31:16	IEPTXFD[15:0]	IN endpoint Tx FIFO depth In terms of 32-bit words. Minimum value is 16
15:0	IEPTXRSAR[15:0]	IN endpoint FIFOx Tx RAM start address This field contains the start address for IN endpoint transmit FIFOx. The address must be aligned with a 32-bit memory location.


23.10.3. Host control and status registers

OTG_FS Host control register (OTG_FS_HCTLR)

Address offset: 0x0400

Reset value: 0x0000 0000

This register configures the core after power-on in host mode. Do not modify it after host initialization.



Reserved	FSLSOS	FSLSPCS[1:0]
----------	--------	--------------

r rw

Bits	Fields	Descriptions
31:3	Reserved	Must be kept at reset value
2	FSLSOS	FS- and LS-only support This bit is used to control the core's enumeration speed. The application can use this bit to make the core enumerate as an FS host, even if the connected device supports HS traffic. Do not change this field after initial programming. 1: FS/LS-only, even if the connected device can support HS (read-only)
1:0	FSLSPCS[1:0]	FS/LS PHY clock select When the core operates in FS/LS host mode, this field indicates the selected PHY clock. 01: Select 48 MHz PHY clock frequency Others: Reserved <i>Note: The FSLSPCS must be set on a connection event according to the speed of the connected device (after changing this bit, a software reset must be performed).</i>

OTG_FS Host frame interval register (OTG_FS_HFIR)

Address offset: 0x0404

Reset value: 0x0000 BB80

This register sets the frame interval for the current enumerating speed when OTG_FS controller is enumerating.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRI[15:0]															

rw

Bits	Fields	Descriptions
------	--------	--------------


31:16	Reserved	Must be kept at reset value
15:0	FRI[15:0]	<p>Frame interval</p> <p>The application set this field to specify the required frame interval which is constituted in terms of PHY clocks between two consecutive SOFs (FS) or Keep-Alive tokens (LS). The application can set this register only after the Port enable bit of the host port control and status register (PEN bit in OTG_FS_HPRT) has been set. If no value is programmed, the core calculates the value based on the PHY clock specified in the FS/LS PHY Clock Select field (FSLSPCS) of the host configuration register. Do not change the value of this field after the initial configuration. 1 ms × (PHY clock frequency)</p>

OTG_FS Host frame information remaining register (OTG_FS_HFINF)

Address offset: 0x408

Reset value: 0xBB80 0000

This register indicates the current frame information. It includes the current frame number and the time remaining (in terms of the number of PHY clocks) in the current frame.




Bits	Fields	Descriptions
31:16	FTR[15:0]	<p>Frame time remaining</p> <p>Indicates the time remaining in the current frame, in terms of PHY clocks. The field decrements on each PHY clock. When it reaches zero, this field is reloaded with the value in the Frame interval register and a new SOF is transmitted on the USB.</p>
15:0	FRNUM[15:0]	<p>Frame number</p> <p>The field increments when each new SOF is transmitted on the USB, and is cleared to 0 when it reaches 0x3FFF.</p>

**OTG_FS Host periodic transmit FIFO/queue status register
(OTG_FS_HPTXFQSTR)**

Address offset: 0x0410

Reset value: 0x0008 0200

This read-only register provides the free space information for the periodic Tx FIFO and the periodic transmit request queue.



Bits	Fields	Descriptions
31:24	PTXREQT[7:0]	Top of the periodic transmit request queue Indicates the entry in the periodic transmit request queue that is currently being processed by the MAC. This register is used for debugging. Bit 31: Odd/Even frame – 0: send in even frame – 1: send in odd frame Bits 30:27: Channel/endpoint number Bits 26:25: Type – 00: IN/OUT – 01: Zero-length packet – 11: Disable channel command Bit 24: Terminate (last entry for the selected channel/endpoint)
23:16	PTXREQS[7:0]	Periodic transmit request queue space Indicates the number of free locations available to be written in the periodic transmit request queue which holds both IN and OUT requests. 00: Periodic transmit request queue is full 01: 1 location available 10: 2 locations available


		bxn: n locations available ($0 \leq n \leq 8$)
		Others: Reserved
15:0	PTXFS[15:0]	<p>Periodic Tx FIFO space</p> <p>Indicates the number of free locations available to be written in the periodic transmit FIFO.</p> <p>In terms of 32-bit words</p> <p>0000: Periodic transmit FIFO is full</p> <p>0001: 1 word available</p> <p>0010: 2 words available</p> <p>bxn: n words available ($0 \leq n \leq PTXFD$)</p> <p>Others: Reserved</p>

OTG_FS Host all channels interrupt register (OTG_FS_HACINT)

Address offset: 0x0414

Reset value: 0x0000 0000

A significant event occurs on a channel will make the register interrupts the application by using the host channels interrupt flag bit (HCIF) of the global flag interrupt register. There is one interrupt bit per channel, up to a maximum of 16 bits. Bits in this register are set and cleared when the application sets and clears bits in the corresponding host channel-n interrupt register.




Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15:0	CINT[15:0]	<p>Channel interrupts</p> <p>One bit per channel: Bit 0 for channel 0, bit 15 for channel 15</p>

OTG_FS Host all channels interrupt enable register (OTG_FS_HACIEN)

Address offset: 0x0418

Reset value: 0x0000 0000

This register works with the host all channels interrupt register to enable/disable interrupt the application when an event occurs on a channel. There is one interrupt enable bit per channel, up to a maximum of 16 bits.



Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15:0	CINTEN	Channel interrupt enable 0: Disable channel-n interrupt 1: Enable channel-n interrupt One bit per channel: bit 0 for channel 0, bit 15 for channel 15

OTG_FS Host port control and status register (OTG_FS_HPCSR)


Address offset: 0x0440

Reset value: 0x0000 0000

This register is available only when the core operates in host mode. Currently, the OTG host supports only one port.

The single register holds USB port-related information such as USB reset, enable, suspend, resume and connect status for the port. The rc_w1 bits in this register can trigger an interrupt to the application through the host port interrupt flag bit (HPIF) of the global interrupt flag

register (OTG_FS_GIFR). On a Port Interrupt, the application must read this register and clear the bit that caused the interrupt. For the rc_w1 bits, the application must write a 1 to the bit to clear the interrupt.



Bits	Fields	Descriptions
31:19	Reserved	Must be kept at reset value
18:17	PS	Port speed Indicates the speed of the device attached to this port. 01: Full speed 10: Low speed Others: Reserved
16:13	Reserved	Must be kept at reset value
12	PP	Port power Set by the application to control power to this port Cleared by the core on an over-current condition 0: Power off 1: Power on
11:10	PLST	Port line status Indicates the current logic level USB data lines Bit 10: Logic level of OTG_FS DP line Bit 11: Logic level of OTG_FS DM line
9	Reserved	Must be kept at reset value
8	PRST	Port reset Set by the application to start a reset sequence on this port. The application must time the reset period and clear this bit after the reset sequence is complete. 0: Port not in reset

		1: Port in reset
		The application must set this bit for a minimum duration of at least 10 ms to start a reset on the port. The application can set it for another 10 ms in addition to the required minimum duration, before clearing the bit, even though there is no maximum limit set by the USB standard.
7	PSP	<p>Port suspend</p> <p>When setting this bit to put this port in suspend mode, the core only stops sending SOFs. To stop the PHY clock, the application must set the Port clock stop bit, which asserts the suspend input pin of the PHY.</p> <p>The read value of this bit reflects the current suspend status of the port. This bit is cleared by the core after:</p> <ul style="list-style-type: none"> – A remote wakeup signal is detected – Port reset bit is set – Port resume bit is set – Wakeup interrupt flag bit is set in the global interrupt flag register – Disconnect interrupt flag bit is set in the global interrupt flag register. <p>0: Port not in suspend mode 1: Port in suspend mode</p>
6	PREM	<p>Port resume</p> <p>Set by the application to initialize resume signaling on the port. The core continues to drive the resume signal until the application clears this bit.</p> <p>If the core detects a USB remote wakeup sequence, as indicated by the Port wakeup interrupt flag bit of the global interrupt flag register (WKUPIF bit in OTG_FS_GIFR), the core starts driving resume signaling without application intervention and clears this bit when it detects a disconnect condition. The read value of this bit indicates whether the core is currently driving resume signaling.</p> <p>0: No resume driven 1: Resume driven</p>
5	POCC	<p>Port over-current change</p> <p>Set by the core when the status of the port over-current active bit (PCA) in this register changes.</p>
4	PCA	<p>Port over-current active</p> <p>Indicates the over-current condition of the port.</p> <p>0: No over-current condition 1: Over-current condition</p>
3	PEDC	<p>Port enable/disable change</p> <p>Set by the core when the status of the Port enable bit 2 in this register changes.</p>
2	PE	<p>Port enable</p> <p>A port is enabled only by the core after a reset sequence.</p> <p>The following events will disable a port:</p> <ul style="list-style-type: none"> – An over-current condition

- A disconnect condition
- The application clearing this bit

The application cannot set this bit by a register write. This bit does not trigger any interrupt to the application.


- 0: Port disabled
- 1: Port enabled

1	PCD	<p>Port connect detected</p> <p>Set by the core when a device connection is detected to trigger an interrupt to the application using the host port interrupt flag bit in the global interrupt flag register (HPIF bit in OTG_FS_GIFR). The application must write a 1 to this bit to clear the interrupt.</p>
0	PCST	<p>Port connect status</p> <ul style="list-style-type: none"> 0: No device is attached to the port 1: A device is attached to the port

OTG_FS Host channel-n control register (OTG_FS_HCNCTLR) (n = 0..7, where n = channel_number)

Address offset: 0x0500 + (channel_number × 0x20)

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31	CEN	<p>Channel enable</p> <p>Set by the application and cleared by the OTG host.</p> <ul style="list-style-type: none"> 0: Channel disabled 1: Channel enabled
30	CDIS	<p>Channel disable</p> <p>Set by the application to stop transmitting/receiving data on a channel, even before the</p>

transfer for that channel is complete. The application must wait for the channel disabled interrupt before treating the channel as disabled.

29	ODDFRM	<p>Odd frame</p> <p>Set (reset) by the application to indicate that the OTG host must perform a transfer in an odd frame. This field is applicable for only periodic (isochronous and interrupt) transactions.</p> <p>0: Even frame 1: Odd frame</p>
28:22	DAR	<p>Device address</p> <p>This field selects the specific device serving as the data source or sink.</p>
21:20	Reserved	Must be kept at reset value
19:18	EPTYPE	<p>Endpoint type</p> <p>Indicates the transfer type.</p> <p>00: Control 01: Isochronous 10: Bulk 11: Interrupt</p>
17	LSD	<p>Low-Speed device</p> <p>Indicates that this channel is communicating to a low speed device</p>
16	Reserved	Must be kept at reset value
15	EPDIR	<p>Endpoint direction</p> <p>Indicates the transaction direction.</p> <p>0: OUT 1: IN</p>
14:11	EPNUM	<p>Endpoint number</p> <p>Indicates the endpoint number on the device serving as the data source or sink.</p>
10:0	MPL	<p>Maximum packet length</p> <p>Indicates the maximum packet length of the associated endpoint.</p>


OTG_FS Host channel-n interrupt flag register (OTG_FS_HCNIFR) (n = 0..7, where n = channel number)

Address offset: $0x0508 + (\text{channel_number} \times 0x20)$

Reset value: 0x0000 0000

This register indicates the status of a channel with respect to USB- and AHB-related events. The application must read this register when the host channels interrupt flag bit in the global interrupt flag register (HPIF bit in OTG_FS_GIFR) is set. Before the application can read this register, it must first read the host all channels interrupt register (OTG_FS_HACINT) to get

the exact channel number for the host channel-n interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the OTG_FS_HACINT and OTG_FS_GIFR registers.



Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value
10	DTER	Data toggle error
9	FRMOVR	Frame overrun
8	BBER	Babble error
7	TACER	Transaction error Indicates one of the following errors occurred on the USB: <ul style="list-style-type: none"> – CRC check failure – Timeout – Bit stuff error – False EOP
6	Reserved	Must be kept at reset value
5	ACK	ACK response received/transmitted interrupt
4	NAK	NAK response received interrupt
3	STALL	STALL response received interrupt
2	Reserved	Must be kept at reset value
1	CH	Channel halted Indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application.



0	XF	Transfer finished Transfer completed normally without any errors.
---	----	--

OTG_FS Host channel-n interrupt enable register (OTG_FS_HCNnIEN) (n = 0..7, where n = channel number)

Address offset: 0x050C + (channel_number × 0x20)

Reset value: 0x0000 0000

Writing a one to a bit in this register will set the corresponding bit in the previous register and will enable or disable the corresponding interrupt in one channel.




Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value
10	DTERIE	Data toggle error interrupt enable 0: Disable data toggle error interrupt 1: Enable data toggle error interrupt
9	FRMOVRIE	Frame overrun interrupt enable 0: Disable frame overrun interrupt 1: Enable frame overrun interrupt
8	BBERIE	Babble error interrupt enable 0: Disable babble error interrupt

		1: Enable babble error interrupt
7	TACERIE	Transaction error interrupt enable 0: Disable transaction error interrupt 1: Enable transaction error interrupt
6	Reserved	Must be kept at reset value
5	ACKIE	ACK response received/transmitted interrupt enable 0: Disable ACK response received/transmitted interrupt 1: Enable ACK response received/transmitted interrupt
4	NAKIE	NAK response received interrupt enable 0: Disable NAK response received interrupt 1: Enable NAK response received interrupt
3	STALLIE	STALL response received interrupt enable 0: Disable STALL response received interrupt 1: Enable STALL response received interrupt
2	Reserved	Must be kept at reset value
1	CHIE	Channel halted interrupt enable 0: Disable pipe halted interrupt 1: Enable pipe halted interrupt
0	XFIE	Transfer finished interrupt enable 0: Disable transfer finished interrupt 1: Enable transfer finished interrupt

OTG_FS Host channel-n transfer length register (OTG_FS_HCNXLEN) (n = 0..7, where n = channel number)

Address offset: $0x0510 + (\text{channel_number} \times 0x20)$

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value
30:29	DPID[1:0]	Data PID Indicates the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer. 00: DATA0 01: DATA2 10: DATA1 11: MDATA (non-control)/SETUP (control)
28:19	PCKCNT[9:0]	Packet count Indicates the expected number of packets to be transmitted (OUT) or received (IN). The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.
18:0	XLEN[18:0]	Transfer length For an OUT, this field is the number of data bytes the host sends during the transfer. For an IN, this field is the buffer size that the application has reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).


23.10.4. Device control and status registers

OTG_FS Device configuration register (OTG_FS_DCG)

Address offset: 0x0800

Reset value: 0x0000 0000

This register configures the core in device mode after power-on or after certain control commands or enumeration. Do not change this register after device initialization.



Reserved	PFI[1:0]	DAR[6:0]	Res	NZLSOH	DS[1:0]
	rw	rw		rw	rw


Bits	Fields	Descriptions
31:13	Reserved	Must be kept at reset value
12:11	PFI[1:0]	Periodic frame interval Indicates the percentage of end of periodic frame (EOPF) interrupt within a frame. This can be used to determine if all the isochronous traffic for that frame is complete. 00: 80% of the frame interval 01: 85% of the frame interval 10: 90% of the frame interval 11: 95% of the frame interval
10:4	DAR[6:0]	Device address Programmed by the application after every Set Address control command.
3	Reserved	Must be kept at reset value
2	NZLSOH	Non-zero-length status OUT handshake Used by the application to select the handshake the core sends on receiving a non-zero-length data packet during the OUT transaction of a control transfer's status stage. 0: Send the received OUT packet to the application (zero-length or non-zero-length) and send a handshake based on the NAK and STALL bits for the endpoint in the device endpoint control register 1: Send a STALL handshake and do not send the received OUT packet to the application
1:0	DS[1:0]	Device speed Indicates the speed at which the application requires the core to enumerate, or the maximum speed the application can support. However, the actual bus speed is determined only after the chirp sequence is completed, and is based on the speed of the USB host to which the core is connected. 11: Full speed (USB 1.1 transceiver clock is 48 MHz) Others: Reserved

OTG_FS Device control register (OTG_FS_DCTLR)

Address offset: 0x0804

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				POPRGF	CGONAK	SGONAK	CGINAK	SGINAK	Reserved			GONS	GINS	SD	RWS
				rw	w	w	w	w				r	r	rw	rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value
11	POPRGF	Power-on programming finished Used by the application to indicate that register programming is finished after a wakeup from power down mode.
10	CGONAK	Clear global OUT NAK A write to this field will clear the Global OUT NAK.
9	SGONAK	Set global OUT NAK A write to this field will set the Global OUT NAK. Used by the application to send a NAK handshake on all OUT endpoints. The application must make sure that the Global OUT NAK effective bit (GONAKE) in the general core interrupt flag register is cleared before setting this bit.
8	CGINAK	Clear global IN NAK A write to this field clears the Global IN NAK.
7	SGINAK	Set global IN NAK A write to this field sets the Global non-periodic IN NAK. The application uses this bit to send a NAK handshake on all non-periodic IN endpoints. The application must make sure that the Global IN NAK effective bit (GINAKE) in the general core interrupt flag register is cleared before setting this bit.
6:4	Reserved	Must be kept at reset value
3	GONS	Global OUT NAK status 0: A handshake is sent based on the FIFO Status and the NAK and STALL bit settings. 1: No data is written to the Rx FIFO, irrespective of space availability. Sends a NAK handshake on all packets, except on SETUP transactions. All isochronous OUT packets are dropped.
2	GINS	Global IN NAK status 0: A handshake is sent out based on the data availability in the transmit FIFO. 1: A NAK handshake is sent out on all non-periodic IN endpoints, irrespective of the

data availability in the transmit FIFO.

- 1 SD Soft disconnect
- Used by the application to signal the USB OTG core to perform a soft disconnect. As long as this bit is set, the host does not detect that the device is connected, and the device does not receive any signals on the USB. The core stays in the disconnected state until the application clears this bit.
- 0: Normal operation. When this bit is cleared after a soft disconnect, the core generates a device connect event to the USB host. When the device is reconnected, the USB host restarts device enumeration.
- 1: The core generates a device disconnect event to the USB host.
- 0 RWS Remote wakeup signaling
- When the application sets this bit, the core initiates remote signaling to wake up the USB host. The application must set this bit to instruct the core to exit the suspend state. As specified in the USB 2.0 specification, the application must clear this bit in 1ms to 15ms after setting it.

Following table contains the minimum duration (according to device state) for which the Soft disconnect bit (SD) must be set for the USB host to detect a device disconnect. To accommodate clock jitter, it is recommended that the application add some extra delay to the specified minimum duration.

Table 23-2 Minimum duration for soft disconnect

Operating speed	Device state	Minimum duration
Full speed	Suspended	1 ms + 2.5 us
Full speed	Idle	2.5 us
Full speed	Not idle or suspended (Performing transactions)	2.5 us


OTG_FS Device status register (OTG_FS_DSTR)

Address offset: 0x0808

Reset value: 0x0000 0000

This register indicates the status of the core which operates in device mode with respect to USB-related events. It must be read on interrupts from the device all endpoints interrupts register (OTG_FS_DAEPINT).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved											FNRSOF[13:8]				



Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value
21:8	FNRSOF[13:0]	Frame number of the received SOF
7:4	Reserved	Must be kept at reset value
3	ERER	Erratic error Set by the core when erratic errors happen. Due to erratic errors, the core goes into suspended state and an interrupt is generated to the application with early suspend interrupt flag bit (ESP) of the OTG_FS_GIFR register. If the early suspend is asserted due to an erratic error, the application can only perform a soft disconnect recover.
2:1	ES[1:0]	Enumerated speed Indicates the speed at which the core has selected after speed detection through a chirp sequence. 11: Full speed (PHY clock is running at 48 MHz) Others: reserved
0	SPST	Suspend status In device mode, this bit is set as long as a suspend condition is detected on the USB. The core enters the suspended state when there is no activity on the USB for 3ms. The core exit from the suspend: <ul style="list-style-type: none"> – When there is an activity on the USB – When the application writes to the remote wakeup signaling bit (RWS) in the OTG_FS_DCTL register.


OTG_FS Device IN endpoint common interrupt enable register (OTG_FS_DIEPCIEN)

Address offset: 0x810

Reset value: 0x0000 0000

This register works with each OTG_FS_DIEPnIFR register to generate an interrupt. The IN endpoint interrupt for a specific status in the OTG_FS_DIEPnIFR register can be enabled by

writing to the corresponding bit in this register. Status bits are disabled by default.




Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value
6	INEPNEIE	IN endpoint NAK effective interrupt enable 0: Disable IN endpoint NAK effective interrupt 1: Enable IN endpoint NAK effective interrupt
5	INTEPMIE	IN token received with endpoint mismatch interrupt enable 0: Disable IN token received with endpoint mismatch interrupt 1: Enable IN token received with endpoint mismatch interrupt
4	ITTXFEIE	IN token received when Tx FIFO empty interrupt enable 0: Disable IN token received when Tx FIFO empty interrupt 1: Enable IN token received when Tx FIFO empty interrupt
3	TOIE	Timeout condition(Non-isochronous endpoints) interrupt enable 0: Disable timeout condition(Non-isochronous endpoints)interrupt 1: Enable timeout condition(Non-isochronous endpoints) interrupt
2	Reserved	Must be kept at reset value
1	EPDISIE	Endpoint disabled interrupt enable 0: Disable endpoint disabled interrupt 1: Enable endpoint disabled interrupt
0	XFIE	Transfer finished interrupt enable 0: Disable transfer finished interrupt 1: Enable transfer finished interrupt

OTG_FS Device OUT endpoint common interrupt enable register (OTG_FS_DOEPCIE)

Address offset: 0x0814

Reset value: 0x0000 0000

This register works with each OTG_FS_DOEPnIFR register to generate an interrupt. The OUT endpoint interrupt for a specific status in the OTG_FS_DOEPnIFR register can be enabled by writing into the corresponding bit in this register. Status bits are disabled by default.



Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value
6	BTBSTUPIE	Back-to-back SETUP packets received interrupt enable Applies to control OUT endpoint only. 0: Disable the interrupt 1: Enable the interrupt
5	Reserved	Must be kept at reset value
4	OTEPDIE	OUT token received when endpoint disabled interrupt enable Applies to control OUT endpoints only. 0: Disable the interrupt 1: Enable the interrupt
3	STUPIE	SETUP phase finished interrupt enable Applies to control endpoints only. 0: Disable the interrupt 1: Enable the interrupt
2	Reserved	Must be kept at reset value


1	EPDISIE	Endpoint disabled interrupt enable 0: Disable the interrupt 1: Enable the interrupt
0	XFIE	Transfer completed interrupt enable 0: Disable the interrupt 1: Enable the interrupt

OTG_FS Device all endpoints interrupt register (OTG_FS_DAEPINT)


Address offset: 0x0818

Reset value: 0x0000 0000

A significant event occurs on an endpoint make the register to interrupt the application by using the device OUT/IN endpoints interrupt bit of the OTG_FS_GIFR register (OEPIF or IEPIF in OTG_FS_GIFR, respectively). There is one interrupt bit per endpoint, up to a maximum of 16 bits for OUT endpoints and 16 bits for IN endpoints. For a bidirectional endpoint, the corresponding IN and OUT interrupt bits are both used. Bits in this register are set and cleared when the application sets and clears bits in the corresponding Device Endpoint-n interrupt register (OTG_FS_DIEPnIFR/OTG_FS_DOEPnIFR).



r



r


Bits	Fields	Descriptions
31:16	OEPITB[15:0]	OUT endpoint interrupt bits One bit per OUT endpoint: Bit 16 for OUT endpoint 0, bit 19 for OUT endpoint 3.
15:0	IEPITB[15:0]	IN endpoint interrupt bits One bit per IN endpoint: Bit 0 for IN endpoint 0, bit 3 for endpoint 3.

OTG_FS Device all endpoints interrupt enable register (OTG_FS_DAEPIEN)

Address offset: 0x081C

Reset value: 0x0000 0000

The register works with the device all endpoint interrupt register to interrupt the application when an event occurs on a device endpoint. However, the OTG_FS_DAEPINT register bit corresponding to that interrupt is still set.




Bits	Fields	Descriptions
31:16	OEPIE[15:0]	OUT endpoint interrupt enable bits One bit per OUT endpoint: Bit 16 for OUT EP 0, bit 19 for OUT EP 3 0: Disable OUT endpoint interrupt 1: Enable OUT endpoint interrupt
15:0	IEPIE[15:0]	IN endpoint interrupt enable bits One bit per IN endpoint: Bit 0 for IN EP 0, bit 3 for IN EP 3 0: Disable IN endpoint interrupt 1: Enable IN endpoint interrupt

OTG_FS Device VBUS discharge time register (OTG_FS_DVBUSDTR)

Address offset: 0x0828

Reset value: 0x0000 17D7

This register specifies the V_{BUS} discharge time after V_{BUS} pulsing during SRP.




Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15:0	DVBUSDT[15:0]	Device V_{BUS} discharge time Specifies the V_{BUS} discharge time after V_{BUS} pulsing during SRP. This value equals: V_{BUS} discharge time in PHY clocks / 1024 Depending on your V_{BUS} load, this value may need adjusting.

OTG_FS Device V_{BUS} pulsing time register (OTG_FS_DVBUSPULT)

Address offset: 0x082C

Reset value: 0x0000 05B8

This register specifies the V_{BUS} pulsing time during SRP.



Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value
11:0	DVBUSPT[11:0]	Device V _{BUS} pulsing time Specifies the V _{BUS} pulsing time during SRP. This value equals: V _{BUS} pulsing time in PHY clocks / 1024

OTG_FS Device IN endpoint FIFO empty interrupt enable register (OTG_FS_DIEPFEIEN)

Address offset: 0x0834

Reset value: 0x0000 0000

This register is used to control the IN endpoint FIFO empty interrupt generation.




Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value
3:0	IEPTXFEIE[3:0]	IN endpoint Tx FIFO empty interrupt enable bits Act as enable bits for OTG_FS_DIEPnIFR. TXFE interrupt one bit per IN endpoint: Bit 0 for IN endpoint 0, bit 3 for IN endpoint 3 0: Disable interrupt 1: Enable interrupt

OTG_FS Device IN endpoint 0 control register (OTG_FS_DIEP0CTLR)

Address offset: 0x0900

Reset value: 0x0000 8000

This section describes the OTG_FS_DIEP0CTLR register. Non-zero control endpoints use registers for endpoints 1–3.



Bits	Fields	Descriptions
31	EPEN	Endpoint enable Set by the application to start transmitting data on the endpoint 0. Cleared by the core before setting any of the following interrupts on this endpoint: <ul style="list-style-type: none"> – Endpoint disabled – Transfer completed
30	EPD	Endpoint disable Set by the application to stop transmitting data on an endpoint, even before the transfer is complete. The application must wait for the endpoint disabled interrupt before treating the endpoint as disabled. The core clears this bit before setting the endpoint disabled interrupt. The application must set this bit only if endpoint enable is already set for this endpoint.
29:28	Reserved	Must be kept at reset value
27	SNAK	Set NAK A write to this bit will set the NAK bit for the endpoint. Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also set this bit for an endpoint after a SETUP packet is received on that endpoint.
26	CNAK	Clear NAK A write to this bit will clear the NAK bit for the endpoint.
25:22	TXFNUM[3:0]	Tx FIFO number Indicates the Tx FIFO number that is assigned to IN endpoint 0.
21	STALL	STALL handshake

The application can only set this bit, and the core clears it when a SETUP token is received for this endpoint. If a NAK bit, a global IN NAK or global OUT NAK is set along with this bit, the STALL bit takes priority.

20	Reserved	Must be kept at reset value
19:18	EPTYPE[1:0]	Endpoint type Hardcoded to '00' for control.
17	NAKS	NAK status 0: The core is transmitting non-NAK handshakes based on the FIFO status 1: The core is transmitting NAK handshakes. When the application or core set this bit, the core stops transmitting data, even if there are data available in the Tx FIFO. Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.
16	Reserved	Must be kept at reset value
15	USBAEP	USB active endpoint This bit is always set to 1, indicating that control endpoint 0 is always active in all configurations and interfaces.
14:2	Reserved	Must be kept at reset value
1:0	MPL[1:0]	Maximum packet length The application must program this field with the maximum packet length for the current logical endpoint. 00: 64 bytes 01: 32 bytes 10: 16 bytes 11: 8 bytes


OTG_FS Device IN endpoint-n control register (OTG_FS_DIEPnCTLR) (n = 1..3, where n = endpoint_number)

Address offset: 0x0900 + (endpoint_number × 0x20)

Reset value: 0x0000 0000

The application uses this register to control the behavior of each logical IN endpoint other than IN endpoint 0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
EPEN	EPD	SODDFRM	NFRM	SD0PID/SEV	SNAK	CNAK	TXFNUM[3:0]				STALL	Res	EPTYPE[1:0]		NAKS	EOFRMDPID
rs	rs	w	w	w	w		rw				rw/rs		rw		r	r



Bits	Fields	Descriptions
31	EPEN	Endpoint enable Set by the application to start transmitting data on an endpoint. The core clears this bit before setting any of the following interrupts on this endpoint: <ul style="list-style-type: none"> – SETUP phase done – Endpoint disabled – Transfer completed
30	EPD	Endpoint disable Set by the application to stop transmitting/receiving data on an endpoint, even before the transfer is complete. The application must wait for the Endpoint disabled interrupt before treating the endpoint as disabled. The core clears this bit before setting the Endpoint disabled interrupt. The application must set this bit only if Endpoint enable is already set for this endpoint.
29	SODDFRM	Set odd frame Applies to isochronous IN endpoints only. A write to this field will set the Even/Odd frame (EOFRM) field to odd frame.
28	SD0PID	Set DATA0 PID Applies to interrupt/bulk IN endpoints only. A write to this field will set the endpoint data PID (DPID) field in this register to DATA0.
	SEVENFRM	Set even frame Applies to isochronous IN endpoints only. A write to this field will set the Even/Odd frame (EOFRM) field to even frame.
27	SNAK	Set NAK A write to this bit will set the NAK bit for the endpoint. Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also set this bit for OUT endpoints on a transfer completed interrupt, or after a SETUP is received on the endpoint.
26	CNAK	Clear NAK A write to this bit clears the NAK bit for the endpoint.
25:22	TXFNUM[3:0]	Tx FIFO number This field specifies the FIFO number associated with this endpoint. Each active IN endpoint must be programmed to a separate FIFO number. This field is valid only for IN endpoints.

21	STALL	<p>STALL handshake</p> <p>Applies to non-control, non-isochronous IN endpoints only (access type is rw). Set by the application to stall all tokens from the USB host to this endpoint. If a NAK bit, global IN NAK, or global OUT NAK is set along with this bit, the STALL bit takes priority. Only the application can clear this bit, never the core.</p> <p>Applies to control endpoints only (access type is rs). The application can only set this bit, and the core clears it, when a SETUP token is received for this endpoint. If a NAK bit, global IN NAK, or global OUT NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
20	Reserved	Must be kept at reset value
19:18	EPTYPE[1:0]	<p>Endpoint type</p> <p>Indicates the transfer type supported by this logical endpoint.</p> <p>00: Control 01: Isochronous 10: Bulk 11: Interrupt</p>
17	NAKS	<p>NAK status</p> <p>0: The core is transmitting non-NAK handshakes based on the FIFO status. 1: The core is transmitting NAK handshakes on this endpoint.</p> <p>When either the application or the core sets this bit: For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there are data available in the Tx FIFO. For isochronous IN endpoints: The core sends out a zero-length data packet, even if there are data available in the Tx FIFO.</p> <p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake</p>
16	EOFRM	<p>Even/odd frame</p> <p>Applies to isochronous IN endpoints only. Indicates the frame number in which the core transmits/receives isochronous data for this endpoint. The application must program the even/odd frame number in which it intends to transmit/receive isochronous data for this endpoint using the SEVENFRM and SODDFRM fields in this register.</p> <p>0: Even frame 1: Odd frame</p>
	DPID	<p>Endpoint data PID</p> <p>Applies to interrupt/bulk IN endpoints only. Contains the PID of the packet to be received or transmitted on this endpoint. The application must program the PID of the first packet to be received or transmitted on this endpoint, after the endpoint is activated. The application uses the SD0PID register field to program either DATA0 or DATA1 PID.</p> <p>0: DATA0</p>

1: DATA1


15	USBAEP	USB active endpoint Indicates whether this endpoint is active in the current configuration and interface. After detecting a USB reset, the core clears this bit for all endpoints (other than EP 0). After receiving the SetConfiguration and SetInterface commands, the application must program endpoint registers accordingly and set this bit.
14:11	Reserved	Must be kept at reset value
10:0	MPL[10:0]	Maximum packet length The application must program this field with the maximum packet length for the current logical endpoint. This value is in bytes.

OTG_FS Device OUT endpoint 0 control register (OTG_FS_DOEP0CTLR)

Address offset: 0x0B00

Reset value: 0x0000 8000

This section describes the OTG_FS_DOEP0CTLR register. Non-zero control endpoints use registers for endpoints 1–3.



Bits	Fields	Descriptions
31	EPEN	Endpoint enable Set by the application to start transmitting data on endpoint 0. The core clears this bit before setting any of the following interrupts on this endpoint: <ul style="list-style-type: none"> – SETUP phase finished – Endpoint disabled – Transfer finished
30	EPD	Endpoint disable The application cannot disable control OUT endpoint 0.


29:28	Reserved	Must be kept at reset value
27	SNAK	<p>Set NAK</p> <p>A write to this bit will set the NAK bit for the endpoint.</p> <p>Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also set this bit on a Transfer completed interrupt, or after a SETUP is received on the endpoint.</p>
26	CNAK	<p>Clear NAK</p> <p>A write to this bit clears the NAK bit for the endpoint.</p>
25:22	Reserved	Must be kept at reset value
21	STALL	<p>The application can only set this bit, and the core clears it, when a SETUP token is received for this endpoint. If a NAK bit or global OUT NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
20	SNPM	<p>Snoop mode</p> <p>This bit configures the endpoint to Snoop mode. In Snoop mode, the core does not check the correctness of OUT packets before transferring them to application memory.</p>
19:18	EPTYPE[1:0]	<p>Endpoint type</p> <p>Hardcoded to '00 for control.</p>
17	NAKS	<p>NAK status</p> <p>0: The core is transmitting non-NAK handshakes based on the FIFO status.</p> <p>1: The core is transmitting NAK handshakes on this endpoint.</p> <p>When either the application or the core sets this bit, the core stops receiving data, even if there is space in the Rx FIFO to accommodate the incoming packet. Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
16	Reserved	Must be kept at reset value
15	USBAEP	<p>USB active endpoint</p> <p>This bit is always set to 1, indicating that a control endpoint 0 is always active in all configurations and interfaces.</p>
14:2	Reserved	Must be kept at reset value
1:0	MPL[1:0]	<p>Maximum packet length</p> <p>The maximum packet length for control OUT endpoint 0 is the same as what is programmed in control IN endpoint 0.</p> <p>00: 64 bytes</p> <p>01: 32 bytes</p> <p>10: 16 bytes</p> <p>11: 8 bytes</p>

OTG_FS Device OUT endpoint-n control register (OTG_FS_DOEPnCTLR) (n = 1..3, where n = endpoint_number)

Address offset: 0x0B00 + (endpoint_number × 0x20)

Reset value: 0x0000 0000

The application uses this register to control the operations of each logical OUT endpoint other than OUT endpoint 0.



Bits	Fields	Descriptions
31	EPEN	Endpoint enable Set by the application to start transmitting data on an endpoint. Cleared by the core before setting any of the following interrupts on this endpoint: <ul style="list-style-type: none"> – SETUP phase finished – Endpoint disabled – Transfer finished
30	EPD	Set by the application to stop transmitting/receiving data on an endpoint, even before the transfer for that endpoint is complete. The application must wait for the Endpoint disabled interrupt before treating the endpoint as disabled. The core clears this bit before setting the Endpoint disabled interrupt. The application must set this bit only if Endpoint enable is already set for this endpoint.
29	SD1PID	Set DATA1 PID Applies to interrupt/bulk OUT endpoints only. Writing to this field sets the endpoint data PID (DPID) field in this register to DATA1.
	SODDFRM	Set odd frame Applies to isochronous IN and OUT endpoints only. Writing to this field sets the Even/Odd frame (EOFRM) field to odd frame.
28	SD0PID	Set DATA0 PID

		Applies to interrupt/bulk OUT endpoints only. Writing to this field sets the endpoint data PID (DPID) field in this register to DATA0.
	SEVNFRM	Set even frame Applies to isochronous OUT endpoints only. Writing to this field sets the Even/Odd frame (EOFRM) field to even frame.
27	SNAK	Set NAK A write to this bit sets the NAK bit for the endpoint. Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also set this bit on a Transfer completed interrupt, or after a SETUP is received on the endpoint.
26	CNAK	Clear NAK A write to this bit clears the NAK bit for the endpoint.
25:22	Reserved	Must be kept at reset value
21	STALL	STALL handshake Applies to non-control, non-isochronous OUT endpoints only (access type is rw).The application sets this bit to stall all tokens from the USB host to this endpoint. If a NAK bit, global IN NAK, or global OUT NAK is set along with this bit, the STALL bit takes priority. Only the application can clear this bit, never the core. Applies to control endpoints only (access type is rs). The application can only set this bit, and the core clears it, when a SETUP token is received for this endpoint. If a NAK bit, global IN NAK, or global OUT NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake
20	SNPM	Snoop mode This bit configures the endpoint to Snoop mode. In Snoop mode, the core does not check the correctness of OUT packets before transferring them to application memory.
19:18	EPTYPE[1:0]	Endpoint type Indicates the transfer type supported by this logical endpoint. 00: Control 01: Isochronous 10: Bulk 11: Interrupt
17	NAKS	NAK status Indicates the following: 0: The core is transmitting non-NAK handshakes based on the FIFO status. 1: The core is transmitting NAK handshakes on this endpoint. When either the application or the core sets this bit, the core stops receiving data, even if there is space in the Rx FIFO to accommodate the incoming packet. Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.



16	EOFRM	<p>Even/odd frame</p> <p>Applies to isochronous IN and OUT endpoints only.</p> <p>Indicates the frame number in which the core transmits/receives isochronous data for this endpoint. The application must program the even/odd frame number in which it intends to transmit/receive isochronous data for this endpoint using the SEVENFRM and SODDFRM fields in this register.</p> <p>0: Even frame 1: Odd frame</p>
	DPID	<p>Endpoint data PID</p> <p>Applies to interrupt/bulk OUT endpoints only.</p> <p>Contains the PID of the packet to be received or transmitted on this endpoint. The application must program the PID of the first packet to be received or transmitted on this endpoint, after the endpoint is activated. The application uses the SD0PID register field to program either DATA0 or DATA1 PID.</p> <p>0: DATA0 1: DATA1</p>
15	USBAEP	<p>USB active endpoint</p> <p>This bit is always set to 1, indicating that a control endpoint 0 is always active in all configurations and interfaces.</p>
14:11	Reserved	<p>Must be kept at reset value</p>
10:0	MPL[10:0]	<p>Maximum packet length</p> <p>The maximum packet length for control OUT endpoint 0 is the same as what is programmed in control IN endpoint 0.</p> <p>00: 64 bytes 01: 32 bytes 10: 16 bytes 11: 8 bytes</p>

OTG_FS Device IN endpoint-n interrupt flag register (OTG_FS_DIEPnIFR) (n = 0..3, where n = endpoint_number)

Address offset: 0x0908 + (endpoint_number × 0x20)

Reset value: 0x0000 0080

This register indicates the status of an endpoint with respect to USB- and AHB-related events. The application must read this register when the IN endpoints interrupt flag bit of the global interrupt flag register (IEPIF in OTG_FS_GIFR) is set. Before the application can read this register, it must first read the device all endpoints interrupt (OTG_FS_DAEPINT) register to get the exact endpoint number. The application must clear the appropriate bit in this register to clear the corresponding bits in the OTG_FS_DAEPINT and OTG_FS_GIFR registers.



Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value
7	TXFEIF	Transmit FIFO empty interrupt flag This interrupt is triggered when the Tx FIFO for this endpoint is either half or completely empty. The empty level is determined by the TxFIFO Empty Level bit (TXFEL) in the OTG_FS_GAHBCSR register.
6	IEPNEIF	IN endpoint NAK effective interrupt flag Cleared when the application clears the IN endpoint NAK by writing to the CNAK bit in OTG_FS_DIEPnCTLR. This interrupt indicates that the core has sampled the NAK bit set (either by the application or by the core) and the IN endpoint NAK bit set by the application has taken effect in the core. This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.
5	Reserved	Must be kept at reset value
4	ITTXFEIF	IN token received when Tx FIFO is empty interrupt flag Applies to non-periodic IN endpoints only. This interrupt is triggered on a endpoint for which an IN token was received when the associated Tx FIFO (periodic/non-periodic) was empty.
3	TOC	Timeout condition Applies only to control IN endpoints. Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.
2	Reserved	Must be kept at reset value
1	DPDISIF	Endpoint disabled interrupt flag

Indicates that the endpoint is disabled according to the application's request.


0	XFIF	Transfer finished interrupt flag Indicates that the programmed transfer is finished on the AHB as well as on the USB, for this endpoint.
---	------	---

OTG_FS Device OUT endpoint-n interrupt flag register (OTG_FS_DOEPnIFR) (n = 0..3, where n = endpoint_number)

Address offset: 0x0B08 + (endpoint_number × 0x20)

Reset value: 0x0000 0000

This register indicates the status of an endpoint with respect to USB- and AHB-related events. The application must read this register when the OUT endpoints Interrupt flag bit (OEPIF) of the OTG_FS_GIFR register is set. Before the application can read this register, it must first read the OTG_FS_DAEPINT register to get the exact endpoint number. The application must clear the appropriate bit in this register to clear the corresponding bits in the OTG_FS_DAEPINT and OTG_FS_GIFR registers.



Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value
6	BTBSETUP	Back-to-back SETUP packets received Applies to control OUT endpoint only. Indicates that the core has received more than three back-to-back SETUP packets for this particular endpoint
5	Reserved	Must be kept at reset value
4	OTREPD	OUT token received when endpoint disabled

		Applies only to control OUT endpoints. Indicates that an OUT token was received when the endpoint was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.
3	SETUP	SETUP phase finished Applies to control OUT endpoint only. Indicates that the SETUP phase for the control endpoint is finished and no more back-to-back SETUP packets were received for the current control transfer. On this interrupt, the application can decode the received SETUP data packet.
2	Reserved	Must be kept at reset value
1	EPDISIF	Endpoint disabled interrupt flag Indicates that the endpoint is disabled according to the application's request.
0	XFIF	Transfer finished interrupt flag Indicates that the programmed transfer is finished on the AHB as well as on the USB, for this endpoint.



OTG_FS Device IN endpoint 0 transfer length register (OTG_FS_DIEP0XLEN)

Address offset: 0x0910

Reset value: 0x0000 0000

The application must configure this register before endpoint 0 is enabled. Once endpoint 0 is enabled using the endpoint enable bit (EPEN) in the device control endpoint 0 control registers, just the core can modify only this register. The application can only read this register once the core has cleared the endpoint enable bit.

Non-zero endpoints use the registers for endpoints 1–3.



Bits	Fields	Descriptions
------	--------	--------------

31:21	Reserved	Must be kept at reset value
20:19	PCKCNT[1:0]	Packet count Indicates the total number of USB packets that constitute the transfer size amount of data for endpoint 0. This field is decremented every time a packet (maximum size or short packet) is read from the Tx FIFO.
18:7	Reserved	Must be kept at reset value
6:0	XLEN[6:0]	Transfer size Indicates the transfer size in bytes for endpoint 0. The core interrupts the application only after it has exhausted the transfer size amount of data. The transfer size can be set to the maximum packet size of the endpoint, to be interrupted at the end of each packet. The core decrements this field every time a packet from the external memory is written to the Tx FIFO.


OTG_FS Device OUT endpoint 0 transfer length register (OTG_FS_DOEP0XLEN)

Address offset: 0x0B10

Reset value: 0x0000 0000

The application must configure this register before endpoint 0 is enabled. Once endpoint 0 is enabled using the endpoint enable bit (EPEN) in the OTG_FS_DOEPOCTLR registers, just the core can modify only this register. The application can only read this register once the core has cleared the endpoint enable bit.

Non-zero endpoints use the registers for endpoints 1–3.



Bits	Fields	Descriptions
------	--------	--------------


31	Reserved	Must be kept at reset value
30:29	SETUPCNT[1:0]	SETUP packet count Specifies the number of back-to-back SETUP data packets the endpoint can receive. 01: 1 packet 10: 2 packets 11: 3 packets
28:20	Reserved	Must be kept at reset value
19	PCKCNT	Packet count This field is decremented to zero after a packet is written into the Rx FIFO.
18:7	Reserved	Must be kept at reset value
6:0	XLEN[6:0]	Transfer size Indicates the transfer size in bytes for endpoint 0. The core interrupts the application only after it has exhausted the transfer size amount of data. It can be set to the maximum packet size of the endpoint, to be interrupted at the end of each packet. The core decrements this field every time a packet is read from the Rx FIFO and written to the external memory.

OTG_FS Device IN endpoint-n transfer length register (OTG_FS_DIEPnTXLEN) (n = 1..3, where n = endpoint_number)

Address offset: 0x910 + (endpoint_number × 0x20)

Reset value: 0x0000 0000

The application must configure this register before the endpoint is enabled. Once the endpoint is enabled using the endpoint enable bit (EPEN) in the OTG_FS_DIEPnCTLR registers, just the core can modify only this register. The application can only read this register once the core has cleared the endpoint enable bit.



rw


Bits	Fields	Descriptions
31:29	Reserved	Must be kept at reset value
28:19	PCKCNT[9:0]	<p>Packet count</p> <p>Indicates the total number of USB packets that constitute the transfer size amount of data for this endpoint.</p> <p>This field is decremented every time a packet (maximum size or short packet) is read from the Tx FIFO.</p>
18:0	XLEN[18:0]	<p>Transfer size</p> <p>Indicates the transfer size in bytes for the current endpoint. The core only interrupts the application after it has exhausted the transfer size amount of data. It can be set to the maximum packet size of the endpoint, to be interrupted at the end of each packet.</p> <p>The core decrements this field every time a packet from the external memory is written to the Tx FIFO.</p>

OTG_FS Device OUT endpoint-n transfer length register (OTG_FS_DOEPnXLEN) (n = 1..3, where n = endpoint_number)

Address offset: 0x0B10 + (endpoint_number × 0x20)

Reset value: 0x0000 0000

The application must configure this register before the endpoint is enabled. Once the endpoint is enabled using endpoint enable bit (EPEN) of the OTG_FS_DOEPnCTLR registers, just the core can only modify this register. The application can only read this register once the core has cleared the endpoint enable bit.



Bits	Fields	Descriptions
------	--------	--------------


31	Reserved	Must be kept at reset value
30:29	RXDPID[1:0]	<p>Received data PID</p> <p>Applies to isochronous OUT endpoints only.</p> <p>Specifies the data PID received in the last packet for the endpoint.</p> <p>00: DATA0</p> <p>01: Reserved</p> <p>10: DATA1</p> <p>11: Reserved</p>
	SETUPCNT[1:0]	<p>SETUP packet count</p> <p>Applies to control OUT Endpoints only.</p> <p>Specifies the number of back-to-back SETUP data packets the endpoint can receive.</p> <p>01: 1 packet</p> <p>10: 2 packets</p> <p>11: 3 packets</p>
28:19	PCKCNT[9:0]	<p>Packet count</p> <p>Indicates the total number of USB packets that constitute the transfer size amount of data for the endpoint.</p> <p>This field is decremented every time a packet (maximum size or short packet) is written to the Rx FIFO.</p>
18:0	XLEN[18:0]	<p>Transfer size</p> <p>Indicates the transfer size in bytes for the current endpoint. The core only interrupts the application after it has exhausted the transfer size amount of data. It can be set to the maximum packet size of the endpoint, to be interrupted at the end of each packet. The core decrements this field every time a packet is read from the Rx FIFO and written to the external memory.</p>


OTG_FS Device IN endpoint transmit FIFO status register (OTG_FS_DIEPnTXFSTR) (n = 0..3, where n = endpoint_number)

Address offset: $0x0918 + (\text{endpoint_number} \times 0x20)$

Reset value: 0x0000 0200

This read-only register contains the free space information for the device IN endpoint Tx FIFO.







r

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15:0	IEPTFS[15:0]	IN endpoint Tx FIFO space Indicates the amount of free space available in the endpoint Tx FIFO. In terms of 32-bit words: 0x0: Endpoint Tx FIFO is full 0x1: 1 word available 0x2: 2 words available 0xn: n words available Others: Reserved

23.10.5. OTG_FS Power and clock control register (OTG_FS_PCCTLR)

Address offset: 0x0E00

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:5	Reserved	Must be kept at reset value
4	PHYSP	PHY Suspended Indicates that the PHY has been suspended. This bit is set once the PHY is suspended after the SPHYCLK bit (bit 0) is set by the application.

3:2	Reserved	Must be kept at reset value
1	GHCLK	Gate HCLK This bit is set by the application to configure gate HCLK for modules other than the AHB Slave and Master and wakeup logic when the USB is suspended or the session is not valid. It is cleared when the USB is resumed or a new session starts.
0	SPHYCLK	Stop PHY clock This bit is set to stop the PHY clock when the USB is suspended, the session is not valid, or the device is disconnected and is cleared when the USB is resumed or a new session starts.

24. Digital Camera Interface(DCI)

24.1. Introduction

DCI is a parallel interface able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width and DMA operation.

24.2. Main features


- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

24.3. Function description

24.3.1. DCI architecture

The DCI contains these modules: pixel FIFO, data padding, signal synchronous, window timing, embedded sync detect, DMA interface and control register.

Figure 24-1 DCI module block diagram



24.3.2. Pins, Clocks and Resets


Table 24-1 PINs used by DCI

Direction	Name	Width	Description
I	DCI_pixclk	1	DCI Pixel Clock
I	DCI_dr	14	DCI Pixel Data
I	DCI_hsync	1	DCI Hsync
I	DCI_vsync	1	DCI Vsync

24.3.3. Signal Synchronous

This module synchronizes DCI interface signals including Pixel Clock into HCLK domain, using two-stage synchronizer. This module synchronizes DCI signals into HCLK domain. Pixel clock signal in DCI interface is also synchronized, and when a positive or negative edge of synchronized pixel clock is detected, the synchronized hs, vs and data signals are captured as valid data. In order to capture each positive or negative edge of pixel clock, the frequency of HCLK should be 2.5 times higher than Pixel clock.

Figure 24-2 DCI signal synchronous diagram




24.3.4. Embedded Sync Detect

Embedded sync detect module is designed to support embedded synchronous mode of DCI interface, which uses special codes in data lines for line and frame sync. The main part of this module is a FSM for detecting the special Sync Code defined in register module. The format of Sync Code is FF_00_00_XX and XX is defined in register.

As is shown in block diagram, there are 4 states : ES_IDLE, ES_F, ES_F0, ES_F00. When FSM enters state ES_F00 after detecting FF_00_00 code, it will return to IDLE at next phase whatever the next data is.

Figure 24-3 DCI Embedded sync detect diagram




24.3.5. Window Function

The window timing module performs image cutting function. The module calculates a pixel's position using hs and vs signals either from hard signal or embedded detector.

This module contains a horizontal and a vertical counter, used to record the horizontal and vertical position of the current pixel. Based on these counters, a data enable signal is output indicating when to capture data.

This module also provides some pulse signal for register module to set some flags or interrupts.

Figure 24-4 DCI window function diagram



24.3.6. Data Padding and DMA Interface

Data padding module capture pixel data and push to data FIFO in an appropriate format configured in register module.

Data padding module used a 32-bits width data buffer to translate format between DCI interface and Data FIFO.

These are two padding mode in this module: byte padding and half-word padding.

Byte padding is used if data width of DCI interface is configured into 8. In byte padding mode four bytes are filled into the 32-bits width data buffer and these four bytes are pulled each time buffer is full or line end.

Data FIFO is a synchronous FIFO in HCLK domain. The DMA interface monitors the Data FIFO's read port and sends DMA request when FIFO is not empty.

Table 24-2 Memory view in byte padding mode


D3[7:0]	D2[7:0]	D1[7:0]	D0[7:0]
D7[7:0]	D6[7:0]	D5[7:0]	D4[7:0]

Half-word padding is used if data width of DCI interface is configured into 10/14. In this mode data of two pixels are filled into the 32-bits width data buffer and pulled each time buffer is full or line end.

Table 24-3 Memory view in half-word padding mode

2'b00	D1[13:0]	2'b00	D0[13:0]
2'b00	D3[13:0]	2'b00	D2[13:0]

Figure 24-5 DCI data padding diagram



24.3.7. Status, errors and interrupts

There are several status and error flags in DCI, and interrupt may be asserted from these flags. These status and error flags will assert global DCI interrupt if enabled by corresponding bit in DCI_IMR.

Table 24-4 Status/Error Flags



Status Flag Name	Description
ELF	End of Line Flag
EFF	End of Frame Flag
OVRF	FIFO Overrun Flag
VSF	Frame VS Blank Flag
ESEF	Embedded Sync Error Flag

24.4. DCI registers

24.4.1. DCI Control Register (DCI_CTLR)

Address offset: 0x00

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:15	Reserved	Must keep the reset value
14	DCIEN	DCI Enable 0: DCI is disabled 1: DCI is enabled
13:12	Reserved	Must keep the reset value
11:10	DCIF[1:0]	Digital Camera Interface Format 00: 8-bit data on every pixel clock 01: 10-bit data on every pixel clock 10: 12-bit data on every pixel clock 11: 14-bit data on every pixel clock
9:8	FR[1:0]	Frame Rate FR defines the frame capture rate in continuous capture mode and is only valid when SNAP bit is 0 00: Capture All frames 01: Capture one in 2 frames

		10: Capture one in 4 frames
		11: reserved
7	VPOL	Vsync Polarity 0: Low active 1: High active
6	HPOL	Hsync Polarity 0: Low active 1: High active
5	CKPOL	Clock Polarity 0: Capture at falling edge 1: Capture at rising edge
4	ESM	Embedded Synchronous Mode 0: Embedded synchronous mode is disabled 1: Embedded synchronous mode is enabled
3	JM	JPEG Mode 0: JPEG mode is disabled 1: JPEG mode is enabled
2	WDEN	Window Enable 0: Window is disabled 1: Window is enabled
1	SNAP	Snapshot Mode 0: Continuous capture mode 1: Snapshot capture mode
0	CAP	Capture Enable 0: Frame not captured 1: Frame is captured

24.4.2. DCI Status Register (DCI_STR)

Address offset: 0x04

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:3	Reserved	Must keep the reset value
2	FV	FIFO Valid 0: No valid pixel data in FIFO

		1: Valid pixel data in FIFO
1	VS	VS line status
0	HS	HS line status

24.4.3. DCI Flag Register (DCI_FIR)

Address offset: 0x08

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:5	Reserved	Must keep the reset value
4	ELF	End of Line Flag 0 : No end of line flag 1: A line is captured by DCI
3	EFF	End of Frame Flag 0: No end of frame flag 1: A frame is captured by DCI
2	VSF	Vsync Flag 0: No vsync flag 1: A vsync blanking detected
1	OVRF	FIFO Overrun Flag 0: No FIFO Overrun 1: A FIFO overrun occurs
0	ESEF	Embedded Synchronous Error Flag 0: No Embedded Synchronous Error Flag 1: A Embedded Synchronous Error detected

24.4.4. DCI Interrupt Mask Register (DCI_IMR)

Address offset: 0x0C

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:5	Reserved	Must keep the reset value
4	ELM	End of Line Interrupt Mask 0 : End of line flag won't generate interrupt 1: End of line flag will generate interrupt
3	EFM	End of Frame Interrupt Mask 0: End of frame flag won't generate interrupt 1: End of frame flag will generate interrupt
2	VSM	Vsync Interrupt Mask 0: Vsync flag won't generate interrupt 1: Vsync flag will generate interrupt
1	OVRM	FIFO Overflow Interrupt Mask 0: FIFO Overflow won't generate interrupt 1: FIFO Overflow will generate interrupt
0	ESEM	Embedded Synchronous Error Interrupt Mask 0: Embedded Synchronous Error Flag won't generate interrupt 1: Embedded Synchronous Error Flag will generate interrupt

24.4.5. DCI Masked Flag Register (DCI_MFR)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved											ELMF	EFMF	VSMF	OVRMF	ESEMF
											r	r	r	r	r

Bits	Fields	Descriptions
31:5	Reserved	Must keep the reset value
4	ELMF	Masked End of Line Flag
3	EFMF	Masked End of Frame Flag
2	VSMF	Masked Vsync Flag
1	OVRMF	Masked FIFO Overflow Flag
0	ESEMF	Masked Embedded Synchronous Error Flag

24.4.6. DCI Clear Flag Register (DCI_CFR)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved											CELF	CEFF	CVSF	COVRF	CESEF
											w	w	w	w	w

Bits	Fields	Descriptions
31:5	Reserved	Must keep the reset value
4	CELF	Clear End of Line Flag Write 1 to clear end of line flag
3	CEFF	Clear End of Frame Flag Write 1 to clear end of frame flag
2	CVSF	Clear Vsync Flag Write 1 to clear vsync flag
1	COVRF	Clear FIFO Overrun Flag Write 1 to clear FIFO Overrun
0	CESEF	Clear Embedded Synchronous Error Flag Write 1 to clear Embedded Synchronous Error Flag

24.4.7. DCI Embedded Sync Code Register (DCI_ECR)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FE[7:0]								LE[7:0]							
rw								rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LS[7:0]								FS[7:0]							
rw								rw							


Bits	Fields	Descriptions
31:24	FE[7:0]	Frame End Code in Embedded Synchronous Mode
23:16	LE[7:0]	Line End Code in Embedded Synchronous Mode
15:8	LS[7:0]	Line Start Code in Embedded Synchronous Mode
7:0	FS[7:0]	Frame Start Code in Embedded Synchronous Mode

24.4.8. DCI Embedded Sync Code Mask Register (DCI_ECMR)

Address offset: 0x1C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----




Bits	Fields	Descriptions
31:24	FEM[7:0]	Frame End Code Mask Bits in Embedded Synchronous Mode
23:16	LEM[7:0]	Line End Code Mask Bits in Embedded Synchronous Mode
15:8	LSM[7:0]	Line Start Code Mask Bits in Embedded Synchronous Mode
7:0	FSM[7:0]	Frame Start Code Mask Bits in Embedded Synchronous Mode

24.4.9. DCI Window Start Position Register (DCI_WSPR)

Address offset: 0x20

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:29	Reserved	Must keep the reset value
28:16	WVSP[12:0]	Window Vertical Start Position
15:14	Reserved	Must keep the reset value
13:0	WHSP[13:0]	Window Horizontal Start Position

24.4.10. DCI Window Size Register (DCI_WSZR)

Address offset: 0x24

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:30	Reserved	Must keep the reset value
29:16	WVSZ[13:0]	Window Vertical Size

15:14	Reserved	Must keep the reset value
13:0	WHSZ[13:0]	Window Horizontal Size

24.4.11. DCI Pixel Buffer Register (DCI_PBR)

Address offset: 0x28

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:24	PB4[7:0]	Pixel Byte 4
23:16	PB3[7:0]	Pixel Byte 3
15:8	PB2[7:0]	Pixel Byte 2
7:0	PB1[7:0]	Pixel Byte 1

25. TFT(LCD) Display Interface (TLDI)

25.1. Introduction

The TFT(LCD) display interface provides a parallel digital RGB (Red, Green, Blue) and signals for horizontal, vertical synchronization, Pixel Clock and Data Enable as output to interface directly to a variety of LCD(Liquid Crystal Display) and TFT(Thin Film Transistor) panels.


25.2. Main features

- 24-bit RGB Parallel Pixel Output; 8 bits-per-pixel (RGB888)
- 2 display layers with dedicated FIFO (64x32-bit)
- Color Look-Up Table (CLUT) up to 256 color (256x24-bit) per layer
- Supports up to SVGA (800x600) resolution
- Programmable timings for different display panels
- Programmable Background color
- Programmable polarity for HSync, VSync and Data Enable
- Up to 8 Input color formats selectable per layer
- Pseudo-random dithering output for low bits per channel
- Flexible blending between two layers using alpha value (per pixel or constant)
- Color Keying (transparency color)
- Programmable Window position and size
- Image size up to 800x600
- Pixel Clock as fast as HCLK when one layer enable in ARGB format.

25.3. Function description

The TLDI contains these modules: Layer FIFO: One FIFO 64x32 bit per layer, PFC: Pixel Format Convertor performing the pixel format conversion from the selected input pixel format of a layer to words, AHB interface: For data transfer from memories to the FIFO, Blending, Dithering unit and Timings Generator. Figure below shows the block diagram of the TLDI module.

Figure 25-1 TLDI module block diagram



25.3.1. Pins, Clocks and Resets

TLDI provides a 24-bit RGB Parallel display interface, which is shown in table below.


Table 25-1 Pins of display interface provided by TLDI

Direction	Name	Width	Description
O	LCD_HSYNC	1	Horizontal Synchronous
O	LCD_VSYNC	1	Vertical Synchronous
O	LCD_DE	1	Data Enable
O	LCD_CLK	1	Pixel Clock
O	LCD_R[7:0]	8	Pixel Red Data
O	LCD_G[7:0]	8	Pixel Green Data
O	LCD_B[7:0]	8	Pixel Blue Data

There are three clock domains in TLDI. The register module with an APB interface works in APB clock. The AHB interface with an AHB interface works in AHB clock. The remaining modules work in TLDI clock. The three clock domains are able to be reset by TLDIRST.

25.3.2. Display Timing Configuration

The Timing generator module offers timing information and synchronous signals for other modules in TLDI. This module works in TLDI clock domain.

Figure 25-2 Display timing diagram


25.3.3. AHB Interface

The AHB Interface provides pixel data for TLDI and works like a DMA master. Following the configuration of Register module, the AHB Interface reads pixel data from system SRAM into the internal pixel data layer FIFO continuously. There are two layer FIFOs in TLDI both feed by the single AHB Interface.

This module works in HCLK clock domain. It fetches pixel data using 32-bit width AHB transaction while the FBSA, FBOFFSET and FBL may not be word-aligned, thus the number of fetched words may be different between lines although the FBOFFSET and FBL value of each line are the same.

25.3.4. Pixel Layer FIFO

Layer FIFO is a 64x32 asynchronous FIFO with two ports: a push port for AHB interface in AHB clock domain and a pop/read port for PFC in TLDI clock domain. Layer FIFO is a typical asynchronous FIFO used for cross domain data transfer. An FIFO overrun occurs when HCLK is too slow compared with pixel clock, and also, the FUD bit in TLDI_STR register will be set.

25.3.5. Pixel Format

Pixel data is pushed into Layer FIFO in word format. PFC reads out these words from layer FIFO, and converts them from various formats into internal ARGB8888 format. TLDI supports up to eight pixel formats as shown in the table below.

Table 25-2 Supported Pixel Formats

PF[2:0]	Pixel Format	Bytes/pixel
000	ARGB8888	4
001	RGB888	3
010	RGB565	2
011	ARGB1555	2
100	ARGB4444	2
111	AL88	2
101	L8	1
110	AL44	1


25.3.6. Layer Window

The window calculation unit gets timing information such as hs, vs, hpos and vpos from timing_gen module and window configuration information such as window start horizontal position from register module. Based on these, it offers a signal wde (window data enable) for PFC module indicating whether current clock cycle is in an active display window or not.

25.3.7. Blending

The blending units first blends Layer1 and BG Layer into a temporary layer, and then blends Layer2 and the temporary layer into destination layer. BG Layer's ARGB value is configured in register module.

Figure 25-3 Block diagram of Blending



Blending Formula

The general blending formula is:

$$BC = BF_1 \times C + BF_2 \times C_s$$

- BC is Blended color
- BF_1 is Blend Factor 1
- C is Current layer color
- BF_2 is Blend Factor 2
- C_s is subjacent layers blended color

The blend factor of current pixel is either Pixel Alpha x Constant Alpha or Constant Alpha which is decided by register configuration.

25.3.8. Dithering

The dithering module adds a pseudo-random value to each pixel channel to make the image smoother when 18-bits interface is used to display a 24-bit data. The LFSR (linear-feedback shift register) unit is used to generate 2-bits pseudo-random value for adder unit.

25.3.9. Status, errors and interrupts

There are several status and error flags in TLDI, and interrupt may be asserted from these flags. The status flags will assert global interrupt, while the error flags will assert error interrupt.

Table 25-3 Status Flags

Status Flag Name	Description
LR	Line Reach Flag
CR	Layer Configuration Reloaded Flag

Table 25-4 Error flags

Error Flag Name	Description
TE	Transaction Error Flag
FE	FIFO Error Flag

25.4. TLDI registers

25.4.1. TLDI Synchronous Pulse Size Configuration Register (TLDI_PSCR)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				HPS[11:0]											
rw	rw	rw	rw	rw											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				VPS[11:0]											
rw	rw	rw	rw	rw											

Bits	Fields	Descriptions
31:28	Reserved	Must keep the reset value
27:16	HPS[11:0]	Size of the horizontal synchronous pulse The HPS value should be configured to the pixels number of horizontal synchronous pulse minus 1.
15:12	Reserved	Must keep the reset value
11:0	VPS[11:0]	Size of the vertical synchronous pulse The VPS value should be configured to the pixels number of vertical synchronous pulse minus 1.

25.4.2. TLDI Back Porch Size Configuration Register (TLDI_BPSCR)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				HBPS[11:0]											
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				VBPS[11:0]											
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Must keep the reset value
27:16	HBPS[11:0]	Size of the horizontal back porch plus synchronous pulse The HBPS value should be configured to the pixels number of horizontal back porch and synchronous pulse minus 1.
15:12	Reserved	Must keep the reset value
11:0	VBPS[11:0]	Size of the vertical back porch plus synchronous pulse The VBPS value should be configured to the pixels number of vertical back porch and synchronous pulse minus 1.

25.4.3. TLDI Active Size Configuration Register (TLDI_ASCR)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				HAS[11:0]											
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				VAS[11:0]											
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Must keep the reset value
27:16	HAS[11:0]	Size of the horizontal active area width plus back porch and synchronous pulse The HAS value should be configured to the pixels number of horizontal active area width plus back porch and synchronous pulse minus 1.
15:12	Reserved	Must keep the reset value
11:0	VAS[11:0]	Size of the vertical active area width plus back porch and synchronous pulse The VAS value should be configured to the pixels number of vertical active area width plus back porch and synchronous pulse minus 1.

25.4.4. TLDI Total Size Configuration Register (TLDI_TSCR)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Reserved				HTS[11:0]												
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved				VTS[11:0]												
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Must keep the reset value
27:16	HTS[11:0]	Horizontal total size of the display, including active area, back porch, synchronous pulse and front porch The HAS value should be configured to the pixels number of horizontal active area width plus back porch, front porch and synchronous pulse minus 1.
15:12	Reserved	Must keep the reset value
11:0	VTS[11:0]	Horizontal total size of the display, including active area, back porch, synchronous pulse and front porch The VAS value should be configured to the pixels number of vertical active area height plus back porch, front porch and synchronous pulse minus 1.

25.4.5. TLDI control register (TLDI_CTLR)

Address offset: 0x18

Reset value: 0x0000 2220

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
HSPS	VSPS	DEPS	CLKPS	Reserved											DEN
rw	rw	rw	rw												rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	RDB			Res	GDB			Res	BDB			Reserved			TLDIEN
	rw	rw	rw		rw	rw	rw		rw	rw	rw				rw


Bits	Fields	Descriptions
31	HSPS	Horizontal Pulse Polarity Selection 0: Horizontal Synchronous Pulse active low 1: Horizontal Synchronous Pulse active high
30	VSPS	Vertical Pulse Polarity Selection 0: Vertical Synchronous Pulse active low 1: Vertical Synchronous Pulse active high
29	DEPS	Data Enable Polarity Selection

		0: Data Enable active low
		1: Data Enable active high
28	CLKPS	Pixel Clock Polarity Selection
		0: Pixel Clock is TLDI clock
		1: Pixel Clock is inverted TLDI clock
27:17	Reserved	Must keep the reset value
16	DEN	Dither Function Enable
		0: Dither function disable
		1: Dither function enable
15	Reserved	Must keep the reset value
14:12	RDB[1:0]	Red channel Dither Bits Number
		Fixed to three, read only
11	Reserved	Must keep the reset value
10:8	GDB[1:0]	Green channel Dither Bits Number
		Fixed to three, read only
7	Reserved	Must keep the reset value
6:4	BDB[1:0]	Blue channel Dither Bits Number
		Fixed to three, read only
3:1	Reserved	Must keep the reset value
0	TLDIEN	TLDI enable bit
		0: TLDI disable
		1: TLDI enable

25.4.6. TLDI reload Layer configuration register (TLDI_RLCR)

Address offset: 0x24

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:2	Reserved	Must keep the reset value
1	FBR	Frame Blank Reload This bit is set by software and cleared by hardware after reload 0: Reload disable 1: The layer configuration will be reloaded into core at frame blank
0	RQR	Request Reload This bit is set by software and cleared by hardware after reload 0: Reload disable 1: The layer configuration will be reloaded into core after this bit set

25.4.7. TLDI background value configuration register (TLDI_BVCR)

Address offset: 0x2C

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:24	Reserved	Must keep the reset value
23:16	BVR[7:0]	Background Value Red
15:8	BVG[7:0]	Background Value Green
7:0	BVB[7:0]	Background Value Blue

25.4.8. TLDI interrupt mask register (TLDI_IMR)

Address offset: 0x34

Reset value: 0x0000 0000



Reserved	LRIM	TEIM	FEIM	CRIM
	rw	rw	rw	rw

Bits	Fields	Descriptions
31:4	Reserved	Must keep the reset value
3	LRIM	Line Reach Interrupt Mask 0: Line reach flag won't generate an interrupt 1: Line reach flag will generate an interrupt
2	TEIM	Transaction Error Interrupt Mask 0: Transaction error flag won't generate an interrupt 1: Transaction error flag will generate an interrupt
1	FEIM	FIFO Error Interrupt Mask 0: FIFO error flag won't generate an interrupt 1: FIFO error flag will generate an interrupt
0	CRIM	Layer Configuration Reloaded Interrupt Mask 0: Layer configuration reloaded flag won't generate an interrupt 1: Layer configuration reloaded flag will generate an interrupt

25.4.9. TLDI interrupt flag status register (TLDI_STR)

Address offset: 0x38

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved												LR	TE	FE	CLR
												r	r	r	r

Bits	Fields	Descriptions
31:4	Reserved	Must keep the reset value
3	LR	Line Reach Flag 0: No line reach flag 1: Line number reaches the specified value in TLDI_LRFR
2	TE	Transaction Error Flag 0: No transaction error flag 1: A transaction error on AHB bus occurs
1	FE	FIFO Error Flag 0: No FIFO error flag 1: A FIFO under-run error occurs
0	CLR	Layer Configuration Reloaded Flag


0: No layer configuration reloaded flag

1: Layer configuration is reloaded triggered by FBR bit in TLDI_RLCR

25.4.10. TLDI clear flag register (TLDI_CFR)

Address offset: 0x3C

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:4	Reserved	Must keep the reset value
3	CLR	Clear Line Reach Flag Write 1 to clear line reach flag
2	CTE	Clear Transaction Error Flag Write 1 to clear transaction error flag
1	CFE	Clear FIFO Error Flag Write 1 to clear FIFO error flag
0	CLCR	Clear Layer Configuration Reloaded Flag Write 1 to clear layer configuration reloaded flag

25.4.11. TLDI line reach flag configuration register (TLDI_LRFR)

Address offset: 0x40

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:11	Reserved	Must keep the reset value
10:0	LRPOS[10:0]	Line Reach Position The LR bit in TLDI_STR will be set after the line number reaches this value

25.4.12. TLDI current pixel position register (TLDI_CPPR)

Address offset: 0x44

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:16	HPOS[15:0]	Horizontal Position Horizontal position of the current displayed pixel
15:0	VPOS[15:0]	Vertical Position Vertical position of the current displayed pixel

25.4.13. TLDI current interface status register (TLDI_CISR)

Address offset: 0x48

Reset value: 0x0000 000F





Bits	Fields	Descriptions
31:4	Reserved	Must keep the reset value
3	HS	Current HS status of the TLDI interface
2	VS	Current HS status of the TLDI interface
1	HDE	Current HDE status
0	VDE	Current VDE status

25.4.14. TLDI layer x control register (TLDI_LxCTLR)

Address offset: $0x84+80*(x-1)$ $x=1$ or 2

Reset value: $0x0000\ 0000$





Bits	Fields	Descriptions
31:5	Reserved	Must keep the reset value
4	LUTEN	LUT Enable 0: LUT is disabled 1: LUT is enabled
3:2	Reserved	Must keep the reset value
1	COKYEN	Color Keying Enable 0: Color keying is disabled 1: Color keying is enabled
0	LEN	Layer Enable 0: This layer is disabled 1: This layer is enabled

25.4.15. TLDI layer x horizontal window configuration register (TLDI_LxHWCR)

Address offset: $0x88+80*(x-1)$ $x=1$ or 2

Reset value: $0x0000\ 0000$



Bits	Fields	Descriptions
31:28	Reserved	Must keep the reset value
27:16	WLP[11:0]	Window Left Position
15:12	Reserved	Must keep the reset value

11:0 WRP[11:0] Window Right Position

25.4.16. TLDI layer x vertical window configuration register (TLDI_LxVWCR)


 Address offset: $0x8C+80*(x-1)$ $x=1$ or 2

 Reset value: $0x0000\ 0000$


Bits	Fields	Descriptions
31:27	Reserved	Must keep the reset value
26:16	WTP[10:0]	Window Top Position
15:11	Reserved	Must keep the reset value
15:0	WBP[10:0]	Window Bottom Position

25.4.17. TLDI layer x color key value register (TLDI_LxCKVR)

 Address offset: $0x90+80*(x-1)$ $x=1$ or 2


 Reset value: $0x0000\ 0000$


Bits	Fields	Descriptions
31:24	Reserved	Must keep the reset value
23:16	CKR[7:0]	Color Keying Red
15:8	CKG[7:0]	Color Keying Green
7:0	CKB[7:0]	Color Keying Blue

25.4.18. TLDI layer x pixel format register (TLDI_LxPFR)

Address offset: $0x94+80*(x-1)$ $x=1$ or 2

Reset value: $0x0000\ 0000$




rw

Bits	Fields	Descriptions
31:3	Reserved	Must keep the reset value
2:0	PF[2:0]	Pixel Format These bits configures the Pixel format 000: ARGB8888 001: RGB888 010: RGB565 011: ARGB1555 100: ARGB4444 101: L8 110: AL44 111: AL88

25.4.19. TLDI layer x specified alpha register (TLDI_LxSAR)

Address offset: $0x98+80*(x-1)$ $x=1$ or 2

Reset value: $0x0000\ 00FF$




rw

Bits	Fields	Descriptions
31:8	Reserved	Must keep the reset value
7:0	SALPHA[7:0]	Specified Alpha The Alpha value used for blending

25.4.20. TLDI layer x default color register (TLDI_LxDCR)

Address offset: $0x9C+80*(x-1)$ $x=1$ or 2

Reset value: $0x0000\ 0000$




Bits	Fields	Descriptions
31:24	DCA[7:0]	The Default Color ALPHA
23:16	DCR[7:0]	The Default Color Red
15:8	DCG[7:0]	The Default Color Green
7:0	DCB[7:0]	The Default Color Blue

25.4.21. TLDI layer x blending method register (TLDI_LxBMR)

Address offset: $0xA0+80*(x-1)$ $x=1$ or 2

Reset value: $0x0000\ 0607$




Bits	Fields	Descriptions
31:11	Reserved	Must keep the reset value
10:8	ACM1[2:0]	Alpha Calculation Method for Factor 1 in blending 000: Reserved 001: Reserved 010: Reserved 011: Reserved 100: Specified Alpha 101: Reserved 110: Pixel Alpha x Specified Alpha 111:Reserved

7:3	Reserved	Must keep the reset value
2:0	ACM2[2:0]	Alpha Calculation Method for Factor 1 in blending 000: Reserved 001: Reserved 010: Reserved 011: Reserved 100: Reserved 101: Specified Alpha 110: Reserved 111: Pixel Alpha x Specified Alpha

25.4.22. TLDI layer x frame buffer start address register (TLDI_LxFBSAR)

Address offset: $0xAC+80*(x-1)$ $x=1$ or 2

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:0	FBSA[[31:0]	Frame Buffer Start Address The start address of frame buffer

25.4.23. TLDI layer x frame buffer length register (TLDI_LxFBLR)

Address offset: $0xB0+80*(x-1)$ $x=1$ or 2

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:29	Reserved	Must keep the reset value
28:16	FBOFFSET[12:0]	Frame Buffer Offset

15:13	Reserved	This value defines the bytes number from start of a line to start of next line plus 3 Must keep the reset value
12:0	FBL[12:0]	Frame Buffer Length This value defines the bytes number of a line plus 3

25.4.24. TLDI layer x frame buffer line number register (TLDI_LxFBLNR)

Address offset: $0xB4+80*(x-1)$ $x=1$ or 2

Reset value: $0x0000\ 0000$



Bits	Fields	Descriptions
31:11	Reserved	Must keep the reset value
10:0	FBLN[10:0]	Frame Buffer Line Number This value defines the line number in a frame

25.4.25. TLDI layer x LUT write register (TLDI_LxLUTWR)

Address offset: $0xC4+80*(x-1)$ $x=1$ or 2

Reset value: $0x0000\ 0000$



Bits	Fields	Descriptions
31:24	ADDRESS[7:0]	Address The entry at this address in LUT will be updated to the value of RED, GREEN and BLUE after writing
23:16	RED[7:0]	Red Channel of a LUT entry
15:8	GREEN[7:0]	Green Channel of a LUT entry
7:0	BLUE[7:0]	Blue Channel of a LUT entry

26. Cryptographic Acceleration Unit (CAU)

26.1. Introduction

The Cryptographic Acceleration Unit supports acceleration of DES, Triple-DES or AES (128, 192, or 256) algorithms. The DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode. The AES supports Electronic codebook (ECB), Cipher block chaining (CBC) mode or Counter mode (CTR) mode.

26.2. Main features


- Supports DES, Triple-DES or AES algorithm
- AES supports 128bits-key, 192bits-key or 256 bits-key
- AES supports Electronic codebook (ECB), Cipher block chaining (CBC) mode or Counter mode (CTR) mode.
- DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode.
- TDES supports 64bits-key, 128bits-key or 192bits-key
- IN FIFO and OUT FIFO store 8x32bits data.
- Supports DMA transfer for IN FIFO or OUT FIFO
- Supports half-word swapping, byte swapping or bit swapping for IN/OUT data

26.3. Function description

26.3.1. CAU Architecture

The block diagram of the Cryptographic processor is shown as follows.

Figure 26-1 Block Diagram



The **cau_reg** is the register of CAU processor, which configured by AHB bus. It includes CAU_CTLR, CAU_SFR, CAU_DCTLR, CAU_DI, CAU_DO, CAU_IER, CAU_IFR, CAU_EIFR, CAU_K0...K3, CAU_IV0...1.

The cryptographic fifo have two 32x8 bits fifos to store in/out data. The IN FIFO is written by **cau_reg**, when the AHB bus writes the CAU_DI register. Then the data is read to calculation by CAU processing core. It store the input data, which is plaintext when encryption and ciphertext when decryption. The OUT FIFO is written by CAU processing core to store processing result, and read by **cau_reg** to CAU_DO register. It stores the output data, which is plaintext in decryption or ciphertext in encryption.

The **cau_core** module is the CAU processing core to process AES/DES/TDES algorithm. The CAU processing core gets input data from IN FIFO, and control register from **cau_reg**. After calculation, the processing core send calculation result to OUT FIFO.

The CAU processing core include AES processing core, which process AES algorithm and DES/TDES processing core, which process DES/TDES algorithm.

26.3.2. Data swapping

A data swapping is needed for IN FIFO and OUT FIFO.

The data swapping is performed by set DATAS bit field in CAU_CTLR registers. The data swapping is performed for IN data which calculated by CAU processor core and OUT data which is the result of CAU processing core.

If DATAS is set to 00, no swapping performed.

If DATAS is set to 01, a half-word swapping performed. The word contains two half-word. The two half-word swap each other.

If DATAS is set to 10, a bytes swapping performed. The word contains four bytes. The first byte swapped with the fourth byte each other, and the second byte swapped with the third byte.

If DATAS is set to 11, a bit swapping performed. The word contains 32 bits. The 1st bit swapped with 32th bit, the 2nd bit swapped with 31bit, and so on.

26.3.3. AES calculation

The AES processing core is process data according to AES algorithm. It implements encryption and decryption according to the ALDDIR bits in CAU_CTLR register. The AES algorithm is according to AES FIPS PUB 197.

The AES supports 128bits-key (K2, K3 used), 192bits-key (K1, K2, K3 used), and 256bits-key (K0, K1, K2, K3 used) and on-the-fly key expansion for encryption. The key expansion is performed before decryption calculation by set ALGS to 111 when decryption mode. The result of key expansion of decryption stores in key buffer. Then you can perform decryption calculation.

26.3.4. DES/TDES calculation


The DES/TDES processing core is process data according to DES/TDES algorithm. It implements encryption and decryption according to the ALDDIR bits in CAU_CTLR register. The DES/TDES algorithm is according to FIPS PUB 46-3.

K1 is used for DES algorithm. K1, K2, K3 is used for TDES algorithm. The basic processing involved in the TDES is as follows: an input block is read in the DES/TDES processing core and encrypted using the first key, K1 (K0 is not used in TDES mode). The output is then decrypted using the second key, K2, and encrypted using the third key, K3.

26.3.5. ECB mode

The following figure illustrates the Electronic codebook (ECB) mode. The input data read from IN FIFO (plaintext when encryption and ciphertext when decryption). The Key read from CAU_K0...3 registers. After calculation by CAU processing core, the result (plaintext when decryption and ciphertext when encryption) stores in OUT FIFO.


Figure 26-2 ECB mode Diagram



26.3.6. CBC mode


The following figure illustrates the encryption CBC mode. The input data is read from IN FIFO. The IV data is read from CAU_IV0...1 register for the first block and from the result (ciphertext) for other blocks. The input data (plaintext) of the CAU processing core is the IV data exclusive-ORed with the IN FIFO data. The Key is read from CAU_K0...3 registers. After calculation by the CAU processing core, the result (ciphertext) is stored in OUT FIFO.

Figure 26-3 CBC encryption mode Diagram



The following figure illustrates the decryption CBC mode. The input data read from IN FIFO (ciphertext). The Key read from CAU_K0...3 registers. The IV data read from CAU_IV0...1 register for first block and read from the IN FIFO (ciphertext) for other block. After calculation by CAU processing core, the plaintext which is the result of CAU processing core exclusive-ORed with the IV data stores in OUT FIFO.


Figure 26-4 CBC decryption mode Diagram



26.3.7. CTR mode

The follows figure illustrates the CTR mode. The input data (plaintext when encryption and ciphertext when decryption) of CAU processing core is the IV data. The IV data is read from CAU_IV0...1 for first block and increase 1 for next block. The Key read from CAU_K0...3 registers. After calculation by CAU processing core, the result of CAU processing core exclusive-ORed with the data form IN FIFO stores in OUT FIFO.

Figure 26-5 CTR mode Diagram




26.3.8. CAU interrupt

The following figure illustrates the CAU interrupt. The interrupt includes two interrupt sources. The INEIF bit and OUTEIF bit in CAU_EIFR registers. The INEIF can be enabled or disabled by INIE bit in CAU_IER registers and only when CAUEN is 1. The OUTEIF can be enabled or disabled by OUTIE bit in CAU_IER registers

The OUTIF is asserted when there is one or more word in OUT FIFO. The INIF is asserted when there is less than 4 words in IN FIFO.

Figure 26-6 CAU interrupt



26.4. CAU registers

26.4.1. CAU control register (CAU_CTLR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CAU EN	FLU SH	Reserved				KEYLEN[1:0]		DATAS		ALGS[2:0]			ALG DIR		Reserved	
rw	w					rw	rw	rw	rw			rw				

Bits	Fields	Descriptions
31:16	Reserved	Must keep the reset value
15	CAUEN	Cryptographic module enable 0: CAU is disabled 1: CAU is enabled
14	FLUSH	FIFO flush Write this bit 1 when CRYPEN = 0 flushes the IN and OUT FIFOs. Write this bit to 0 or CRYPEN = 1 is no effect. Read this bit always return 0.
13:10	Reserved	Must keep the reset value
9:8	KEYLEN[1:0]	Key length selection when AES mode 00: 128 bit key length 01: 192 bit key length 10: 256 bit key length 11: Reserved, do not use this value
7:6	DATAS	Data swapping selection 00: no swapping. The word writes to IN FIFO or read from OUT FIFO without swapping. 01: half-word swapping. The word writes to IN FIFO or read from OUT FIFO need half-word swapping. 10: bytes swapping. The word writes to IN FIFO or read from OUT FIFO need bytes swapping. 11: bit swapping. The word writes to IN FIFO or read from OUT FIFO need bit swapping.
5:3	ALGS[2:0]	Algorithm mode selection 000: TDES-ECB (triple-DES Electronic codebook) 001: TDES-CBC (triple-DES Cipher block chaining). 010: DES-ECB (simple DES Electronic codebook). 011: DES-CBC (simple DES Cipher block chaining). 100: AES-ECB (AES Electronic codebook). 101: AES-CBC (AES Cipher block chaining). 110: AES-CTR (AES counter mode).


111: AES decryption key preparation mode.

2	ALGDIR	Algorithm direction 0: Encrypt 1: Decrypt
1:0	Reserved	Must keep the reset value

26.4.2. CAU status Flag register (CAU_SFR)

Address offset: 0x04

Reset value: 0x0000 0003




Bits	Fields	Descriptions
31:5	Reserved	Must keep the reset value
4	BSY	Busy flag 0: The CAU core is not busy, because the CAU is disabled or waiting for input data or waiting for enough free space in OUT FIFO. 1: The CAU core is busy, because processing a block of data or a key preparation (for AES decryption).
3	OFFF	OUT FIFO full flag 0: OUT FIFO is not full 1: OUT FIFO is full
2	OFNEF	OUT FIFO not empty flag 0: OUT FIFO is empty 1: OUT FIFO is not empty
1	IFNFF	IN FIFO not full flag 0: IN FIFO is full 1: IN FIFO is not full
0	IFEFF	IN FIFO empty flag 0: IN FIFO is not empty 1: IN FIFO is empty

26.4.3. CAU data input register (CAU_DI)

Address offset: 0x08

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:0	DATAIN[31:0]	Data input When write these bits is write to IN FIFO, read these bits return IN FIFO value

26.4.4. CAU data output register (CAU_DO)

Address offset: 0x0C

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:0	DATAOUT[31:0]	Data output These bits are read only, read these bits return OUT FIFO value.

26.4.5. CAU DMA control register (CAU_DCTLR)

Address offset: 0x10

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:2	Reserved	Must keep the reset value
1	DOE	OUT FIFO DMA enable 0: DMA for OUT FIFO data is disabled 1: DMA for OUT FIFO data is enabled
0	DIE	IN FIFO DMA enable 0: DMA for IN FIFO data is disabled 1: DMA for IN FIFO data is enabled

26.4.6. CAU interrupt enable register (CAU_IER)

Address offset: 0x14

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:3	Reserved	Must keep the reset value
1	OUTIE	OUT FIFO interrupt enable 0: OUT FIFO interrupt is disable 1: OUT FIFO interrupt is enable
0	INIE	IN FIFO interrupt enable 0: IN FIFO interrupt is disable 1: IN FIFO interrupt is enable

26.4.7. CAU interrupt status flag register (CAU_IFR)

Address offset: 0x18

Reset value: 0x0000 0001



	IF	IF
	r	r

Bits	Fields	Descriptions
31:3	Reserved	Must keep the reset value
1	OUTIF	OUT FIFO interrupt flag 0: No OUT FIFO interrupt flag 1: OUT FIFO interrupt flag is set
0	INIF	IN FIFO interrupt flag 0: No IN FIFO interrupt flag 1: IN FIFO interrupt flag is set

26.4.8. CAU enabled interrupt status register (CAU_EIFR)

Address offset: 0x1C

Reset value: 0x0000 0001

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved														OUT EIF	IN EIF
														r	r

Bits	Fields	Descriptions
31:3	Reserved	Must keep the reset value
1	OUTEIF	OUT FIFO enabled interrupt flag 0: OUT FIFO Interrupt not pending 1: OUT FIFO Interrupt pending
0	INEIF	IN FIFO enabled interrupt flag 0: IN FIFO Interrupt not pending 1: IN FIFO Interrupt pending when CRYPEN is 1


26.4.9. CAU key registers (CAU_K0...3(H/L)R)

Address offset: 0x20~0x3C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

K0HR															
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
K0HR															
w															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
K0LR															
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
K0LR															
w															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
K1HR															
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
K1HR															
w															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
K1LR															
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
K1LR															
w															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
K2HR															
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
K2HR															
w															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
K2LR															
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
K2LR															
w															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
K3HR															




w


Bits	Fields	Descriptions
31:0	K0...3(H/L)	The Key for DES, TDES, AES

26.4.10. CAU initialization vector registers (CAU_IV0...1(H/L)R)

Address offset: 0x40~0x4C

Reset value: 0x0000 0000





Bits	Fields	Descriptions
31:0	IV0...1(H/L)	The initialization vector for DES, TDES, AES

27. Hash Acceleration Unit (HAU)

27.1. Introduction

The HASH Acceleration Unit supports acceleration of SHA-1, SHA-224, SHA-256, MD5 algorithm and the HMAC (keyed-hash message authentication code) algorithm, which called the SHA-1, SHA-224, SHA-256 or MD5 hash function to calculate key, message, digest three times.

27.2. Main features


- Supports SHA-1, SHA-224 and SHA-256 algorithms, compliant with FIPS PUB 180-2 (Federal Information Processing Standards Publication 180-2)
- Supports MD5 compliant with IETF RFC 1321 (Internet Engineering Task Force Request For Comments number 1321)
- Supports HMAC (keyed-hash message authentication code) algorithm
- Automatic swapping to comply with the big-endian or little-endian for SHA-1, SHA-224 and SHA-256 algorithms.
- Automatic padding to fit modulo 512.
- Support DMA mode for input data flow.

27.3. Function description

27.3.1. HAU Architecture

The block diagram of the hash processor shown as follows.

Figure 27-1 Block Diagram



The hash_reg contains the register of hash processor, which configured by AHB bus. The HAU_IER is interrupt enable register. Setting the mask bit to 1 enables the interrupts. The HAU_IFR is status register. These two registers generate interrupt signal to CPU NVIC. The HAU_CTLR is HASH control registers. The HAU_STR is HASH start registers. The HAU_DOR0...DOR7 are HASH digest registers which store hash digest.

The hash FIFO is a 32X16 bits FIFO to store message. When write to the HASH_DI register, the data is written to hash_fifo. If FIFO is full then hash_core module is ready to calculate the hash algorithm, the receive data is read to hash_core.

The hash_core module is the calculation module to process hash algorithm. The hash_core module get message from hash_fifo module, and control register from hash_reg module. After calculation, the hash_core send digest and flag to hash_reg module.

27.3.2. Input Data

The input data is written to HAU_DI register by AHB bus. The hash processor calculates one block each time. The block is 512 bits (16 words). The first word written to HAU_DI, and HAU_DI pushed to IN FIFO. When the IN FIFO is full, there are 17 words valid to calculate. One is in HAU_DI and 16 words are in IN FIFO. The hash processor read 16 words from IN FIFO to calculate. Then the next block needed to written to HAU_DI.

If DMA is not used, and the final word is written to HAU_DI, the SCAL bit and NOB bit field in HAU_STR register need to set. When the SCAL bit set, the last block starts calculation.

If DMA is used and MDS bit is not set. The NOB bit field need to set before DMA transfer. After DMA transfer completed, the SCAL bit is set automatically.

If DMA is used and MDS bit is set. The NOB bit field need to set before DMA transfer. After DMA transfer completed, the SCAL bit is not set automatically. When the DMA transfer is last transfer, the MDS bit needed to be cleared. After last DMA transfer completed, the SCAL bit is set automatically.

27.3.3. Input Data Padding

The message length must be an integral multiple of 512 bits. While the input data is not multiple of 512 bits same times, message padding performed automatically.

Message padding consists in appending a “1” followed by m “0”s followed by a 64-bit integer to the end of the original message to produce a padded message block of length 512. The “1” is added to the last word written into the HASH_DI register at the bit position defined by the NOB bit field, and the remaining upper bits are cleared (“0”s). The padding (“0”s) performed to 448 bit of all 512 bits. The last 64 bits of message length is appended.

27.3.4. Data swapping

The system memory organization is little-endian while the SHA1, SHA-224 and SHA-256 computation is big-endian. A data swapping is needed before hash calculation.

The data swapping is performed by set DATAS bits field in HAU_CTLR registers. If DATAS is set to 00, no swapping performed. The data written to HAU_DI is directly pushed to IN FIFO and calculated by hash processor.

If DATAS is set to 01, a half-word swapping performed before hash calculation. The word written to HAU_DI contains two half-word. The two half-word swap each other, and then send to calculate.

If DATAS is set to 10, a bytes swapping performed before hash calculation. The word written to HAU_DI contains four bytes. The first byte swapped with the fourth byte each other, and the second byte swapped with the third byte. The new word updates to calculate.

If DATAS is set to 11, a bit swapping performed before hash calculation. The word written to HAU_DI contains 32 bits. The 1st bit swapped with 32th bit, the 2nd bit swapped with 31bit, and so on. The new word updates to calculate.

27.3.5. HASH calculation

If START bit is set, and the IN FIFO is full or SCAL bit is set (final block), the hash calculation starts. The input data of a block (512bits) is read from IN FIFO, through data swapping and

padding, and calculated by SHA-1, SHA-224, SHA-256 or MD5 algorithm according to the ALGS bits in HAU_CTLR registers.

After calculation completed, the result is stored in HAU_DOR0 ~ HAU_DOR7 registers. For MD5 algorithm, HAU_DOR0 to HAU_DOR3 can be read for digest. For SHA-1 algorithm, HAU_DOR0 to HAU_DOR4 can be read for digest. For SHA-224 algorithm, HAU_DOR0 to HAU_DOR6 can be read for digest. For SHA-256 algorithm, HAU_DOR0 to HAU_DOR7 can be read for digest.

27.3.6. HMAC Mode

The HMAC mode is performed as follows:

$$\text{HMAC}(\text{message}) = \text{Hash}[\text{((key | pad) XOR 0x5C) | Hash}[\text{((key | pad) XOR 0x36) | message}]]$$


The software sends input data three times. The first time sends key data by writing HAU_DI registers and set LKS bit if the key size is more than 64 bytes. The SCAL bit and NOB bit-filed set after last key data written. The second time sends message to HAU_DI. The SCAL bit and SOB bit-filed set after all message written. The hardware calculates by HASH algorithm according to ALGS bits. The input data is (((key | pad) XOR 0x36) | message). The digest get after HASH processor.

The third time sends key data again. This is same as the first time. The hardware calculates by HASH algorithm again according to ALGS bits. The input data is ((key | pad) XOR 0x5C) and the digest of second times. After the calculation completed, the digest result stores in HAU_DOR0 ~ HAU_DOR7.

27.3.7. Interrupt

The HAU_IER is interrupt enable registers. Setting the mask bit to 1 enables the interrupts. The HAU_IFR is status registers. This two registers generator interrupt signal to CPU NVIC.

Figure 27-2 HAU interrupt



27.4. HAU registers

27.4.1. HAU control register (HAU_CTLR)

Address offset: 0x00

Reset value: 0x0000 0000

Reserved											ALGS[1]	Res.	LKS		
											rw		rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	MDS	DINE	NOW[3:0]			ALGS[0]	HMS	DATAS[1:0]	DMAE	START	Reserved				
	rw	r			r		rw	rw		rw	rw	w			


Bits	Fields	Descriptions
31:19	Reserved	Must keep the reset value
17	Reserved	Must keep the reset value
16	LKS	HMAC Long key selection Set this bit if the key size more than 64 bytes in HMAC algorithm. mode 0: Short key (key size ≤ 64 bytes) 1: Long key (key size > 64 bytes)
15:14	Reserved	Must keep the reset value
13	MDS	Multiple DMA Selection Set this bit if hash message is large files and multiple DMA transfers are needed. 0: Single DMA transfers needed and SCAL is automatically set at the end of a DMA transfer. 1: Multiple DMA transfers needed and SCAL is not automatically set at the end of a DMA transfer.
12	DINE	DI register is not empty Set this bit when the HAU_DI register has valid data (that is after being written at least once). Clear this bit when set START bit or SCAL bit. 0: The HAU_DI has not valid data 1: The HAU_DI has valid data
11:8	NOW[3:0]	Number of words in IN FIFO These bits shows number of words in IN FIFO, When first time write to HAU_DI, the NOW is 0000, and DINE is set. The NOW increase when the DINE is 1 and write to HAU_DI registers.
18 and 7	ALGS	Algorithm selection These bits selects the SHA-1, SHA-224, SHA256 or the MD5 algorithm: 00: Select SHA-1 algorithm 01: Select MD5 algorithm 10: Select SHA224 algorithm 11: Select SHA256 algorithm
6	HMS	HMAC mode selection Set this bit when select HMAC mode for the selected HASH algorithm:

		0: No HMAC mode selection, only HASH algorithm. 1: HMAC mode selected.
5:4	DATAS[1:0]	Data swapping selection Defines the format of the data entered into the HAU_DI register: 00: no swapping. The data written to HAU_DI is direct write to FIFO without swapping. 01: half-word swapping. The data written into HAU_DI need half-word swapping before write to FIFO. 10: bytes swapping. The data written into HAU_DI need bytes swapping before write to FIFO. 11: bit swapping. The data written into HAU_DI need bytes swapping before write to FIFO.
3	DMAE	DMA enable 0: DMA transfers disabled 1: DMA transfers enabled.
2	START	Start message digest calculation Writing this bit to 1 resets the hash processor core, so that the HASH is ready to compute the message digest of a new message. Writing this bit to 0 has no effect. Reading this bit always return 0.
1:0	Reserved	Must keep the reset value

27.4.2. HAU data input register (HAU_DI)

Address offset: 0x04

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:0	DATA_IN[31:0]	Message data input When write to these registers, the current content pushed to IN FIFO and new value updates. When read, returns the current content.

27.4.3. HAU start register (HAU_STR)

Address offset: 0x08

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:9	Reserved	Must keep the reset value
8	SCAL	<p>Start message padding and digest calculation</p> <p>Writing this bit to 1 when final message written to HAU_DI. When write to this bit, message padding start, using the previously written value of NOB, and starts the calculation of the final message with all data words written to the IN FIFO.</p> <p>Reading this bit returns 0.</p>
7:5	Reserved	Must keep the reset value
4:0	NOB[4:0]	<p>Number of valid bits in the last word of the message</p> <p>0x00: All 32 bits of the last data written to HAU_DI after data swapping are valid.</p> <p>0x01: Only bit [31] of the last data written to HAU_DI after data swapping are valid.</p> <p>0x02: Only bits [31:30] of the last data written to HAU_DI after data swapping are valid.</p> <p>0x03: Only bits [31:29] of the last data written to HAU_DI after data swapping are valid.</p> <p>...</p> <p>0x1F: Only bits [0] of the last data written to HAU_DI after data swapping are valid.</p> <p>When these bits are written and SCAL is at '1', the bitfield is not changed.</p>

27.4.4. HAU digest output registers (HAU_DOR0..4/5/6/7)

Address offset: 0x0C and 0x310

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	H0[31:0]	message digest result of hash algorithm

Address offset: 0x10 and 0x314


Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	H1[31:0]	message digest result of hash algorithm

Address offset: 0x14 and 0x318


Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	H2[31:0]	message digest result of hash algorithm

Address offset: 0x18 and 0x31C


Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	H3[31:0]	message digest result of hash algorithm

Address offset: 0x1C and 0x320

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	H4[31:0]	message digest result of hash algorithm

Address offset: 0x324
Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:0	H5[31:0]	message digest result of hash algorithm

Address offset: 0x328
Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:0	H6[31:0]	message digest result of hash algorithm

Address offset: 0x32C
Reset value: 0x0000 0000




r

Bits	Fields	Descriptions
31:0	H7[31:0]	message digest result of hash algorithm

27.4.5. HAU interrupt enable register (HAU_IER)

Address offset: 0x20

Reset value: 0x0000 0000




Bits	Fields	Descriptions
31:2	Reserved	Must keep the reset value
1	CCIE	Calculation completion interrupt enable 0: Calculation completion interrupt disabled 1: Calculation completion interrupt enabled.
0	DIIE	Data input interrupt enable 0: Data input interrupt disabled 1: Data input interrupt enabled

27.4.6. HAU interrupt flag register (HAU_IFR)

Address offset: 0x24

Reset value: 0x0000 0001



Bits	Fields	Descriptions
31:4	Reserved	Must keep the reset value
3	BSY	Busy flag bit 0: No block calculated 1: The hash core is processing

2	DMAF	<p>DMA Status Flag</p> <p>0: DMA interface is disabled (DMAE=0) and no transfer is ongoing</p> <p>1: DMA interface is enabled (DMAE=1) or a transfer is ongoing</p>
1	CCIF	<p>Calculation completion interrupt status flag</p> <p>Set by hardware when all message digest calculation completion. It is cleared by writing it to 0 or by writing the START bit to 1 in the HAU_CTLR register.</p> <p>0: The calculation is not complete.</p> <p>1: All message digest calculation completion. The data in HAU_DOR are valid. An interrupt is generated if the CCIE bit is set in the HAU_IER register</p>
0	DIIF	<p>Data input interrupt status flag</p> <p>Set by hardware when the input FIFO is ready to get a new block (16 locations are free). It is cleared by writing it to 0 or by writing the HAU_DI register.</p> <p>0: Less than 16 locations are free in the input FIFO</p> <p>1: A new block can be entered into the input buffer. An interrupt is generated if the DIIE bit is set in the HAU_IER register.</p>

28. Random number generator (RNG)

28.1. Introduction


The random number generator (RNG) module can generate a 32-bit value using continuous analog noise.

28.2. Main feature

- About 40 period PLL clock consumed between two consecutive random numbers
- Disable RNG module will reduce the chip power consumption
- 32-bit random value seed is generated from analog noise

28.3. Function Description

Figure 28-1 RNG Block Diagram



The random number seed comes from analog circuit. The analog seed signal output to a linear feedback shift register (LFSR) and in that block will generate a 32-bit width random number.

The analog seed is generated by several ring oscillators whose outputs are XORed. The LFSR is driven by a configurable PLLCLK clock, so that the quality of the random number is independent of the HCLK frequency.

The 32-bit value of LFSR will transfer into RNG_DTR register after a significant number of seeds have been entered into the LFSR.

At the same time, the analog seed and PLLCLK clock are monitored. When the analog seed occurs fault or the PLLCLK clock occurs fault, the corresponding status bit in RNG_STR will assert and an interrupt is generated if the interrupt enable control bit is enabled.

Operation Flow

The follow steps are commended for using RNG block:

- 1). Enable the interrupt if needed, so when a random number or error occurs the interrupt will generate.
- 2). Enable the RNGEN bit.
- 3). Wait interrupt occurs, check the status bit SEIS,CEIS and DRDY bit ,if SEIS =0, CEIS=0 and DRDY=1,then the random value in data register can be read.

As required by the FIPS PUB 140-2,the first random data in data register should be saved but not used. Every subsequent new random data should be compared to the previously generated random data. The data can only be used if it is not equal to the previously one.

Error Status

- (1) Clock Error - if the CEIS bit is read as '1'

When the PLLCLK frequency is lower than the 1/16 of HCLK frequency, the CECS and CEIS bit will assert. In this case ,software should check the PLL and HCLK frequency configuration and then clear CEIS bit. The clock error will not impact the previous random data.

- (2) Seed Error - if the SEIS bit is read as '1'

When the analog seed is not changed or always changing during 64 PLLCLK, the SECS and SEIS bit will assert. In this case, the random data in data register should not be used and software should clear SEIS bit.

Then reset RNGEN and set RNGEN bit for reinitialize and restart the RNG.

28.4. RNG Register


28.4.1. RNG Control Register (RNG_CTLR)

Address offset: 0x00

Reset value: 0x0000 0000

32-bit access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															




Bits	Fields	Descriptions
31:4	Reserved	Keep at reset value
3	IE	Interrupt enable bit 0:RNG Interrupt disable 1:RNG Interrupt enable. Any one of DRDY,SEIS,CEIS is set will occur RNG interrupt.
2	RNGEN	RNG enable bit. 0:RNG module disable(reduce power consuming) 1:RNG module enable
1:0	Reserved	Keep at reset value

28.4.2. RNG Status Register (RNG_STR)

Address offset: 0x04

Reset value: 0x0000 0000

32-bit access



Bits	Fields	Descriptions
31:7	Reserved	Keep at reset value
6	SEIS	Seed error interrupt status This bit will assert if more than 64 consecutive same bit or more than 32 consecutive 01(or 10) changing are detected. 0:No fault detected 1:Seed error has been detected. Write 0 will clear the bit.
5	CEIS	Clock error interrupt status This bit will assert if PLLCLK frequency is lower than 1/16 HCLK frequency. 0:No fault detected 1:Clock error has been detected. Write 0 will clear the bit.
4:3	Reserved	Keep at reset value
2	SECS	Seed error current status

0:Seed error is not detected at current time. In case of SEIS=1 and SECS=0, it means seed error has detected before but now is recovered.

1:Seed error is detected at current time.

One of the two situations is detected:

-more than 64 consecutive same bit

-more than 32 consecutive 01(or 10) alternance

1 CECS

Clock error current status

0:Clock error is not detected at current time. In case of CEIS=1 and CECS=0, it means clock error has detected before but now is recovered.

1:Clock error is detected at current time.($f_{PLLCLK} < f_{HCLK}/16$)

0 DRDY

Random Data ready status bit. Read RNG_DTR register will clear this bit.

0:The content of RNG data register is not available.


1:The content of RNG data register is available

28.4.3. RNG Data Register (RNG_DTR)

Address offset: 0x08

Reset value: 0x0000 0000

32-bit read-only register. Before read this register, software must check the DRDY bit is set.



Bits	Fields	Descriptions
31:0	RNDATA[31:0]	32-Bit Random data