# **UM10429** LPC1102/04 User manual Rev. 6 — 12 March 2013

**User manual** 

#### **Document information**

Info	Content
Keywords	ARM Cortex-M0, LPC1102, LPC1102UK, LPC1104, LPC1104UK
Abstract	LPC1102/04 User manual



#### **Revision history**

Rev	Date	Description					
6	20130312	LPC1102/04 User manual					
Modifications:	<ul> <li>Added instr Section 9.3</li> </ul>	ructions on how to minimize power consumption due to floating nodes in <u>Section 3.6</u> and					
	<ul> <li>Added instr</li> </ul>	uctions on when to change flash access times. See Section 17.9.1.					
5	20121219	LPC1102/04 User manual					
Modifications:	CLKOUT co	ontrol registers added (for LPC1104 only). See Table 25 to Table 27.					
	<ul> <li>Remove inst</li> </ul>	struction breakpoints from feature list for SWD. See Section 18.2.					
	<ul> <li>IRQLATEN</li> </ul>	CY register added. See Section 3.5.26.					
		6 to instructions on how to enter Deep-sleep mode. This step minimizes power on in Deep-sleep mode. See Section 3.9.3.2 "Programming Deep-sleep mode".					
	<ul> <li>BOD reset</li> </ul>	level 0 added in Table 29.					
4	20120725	LPC1102/04 User manual					
Modifications:	<ul> <li>Part LPC11</li> </ul>	04UK added.					
	<ul> <li>Table 11 "Watchdog oscillator control register (WDTOSCCTRL, address 0x4004 8024) bit description" updated.</li> </ul>						
	<ul> <li>Description of the BYPASS bit updated in Table 10 "System oscillator control register (SYSOSCCTRL, address 0x4004 8020) bit description" updated.</li> </ul>						
	<ul> <li>Description</li> </ul>	of interrupt use with IAP calls updated (see Section 17.4.7).					
	<ul> <li>SRAM use by bootloader specified in Section 17.3.1.</li> </ul>						
	<ul> <li>ISP entry via pin PIO0_1 added for parts LPC1104 in Chapter 17 "LPC1102/04 Flash memory programming firmware".</li> </ul>						
	<ul> <li>Section 3.5</li> </ul>	<ul> <li>Section 3.5.8 "System reset status register" updated.</li> </ul>					
	<ul> <li>Figure 4 "Start-up timing" corrected.</li> </ul>						
	<ul> <li>BOD level ( description)</li> </ul>	0 removed in Table 26 "BOD control register (BODCTRL, address 0x4004 8150) bit					
3	20110721	LPC1102 User manual					
Modifications:	<ul> <li>SPI/SSP in</li> </ul>	terface operates in master mode only (see Section 11.1 and Section 11.5).					
	<ul> <li>Description</li> </ul>	of SYSMEMREMAP register updated (see Section 3.5.1).					
	•	of ISP Go command updated (see Table 165).					
	<ul> <li>Description</li> </ul>	of GPIO data register updated for GPIO outputs (see Section 9.3.1).					
	<ul> <li>Chapter 5 ι</li> </ul>	updated.					
		features added to WDT in Chapter 14.					
	-	en-drain mode added to IOCONFIG registers in Chapter 7.					
	•	of flash signature generation updated in Section 17.8.1.					
	Section 10.						
	<ul><li>Bit descript</li><li>Editorial up</li></ul>	ion for reserved bits in the STARTERP0 register updated (Table 29). dates.					

#### Revision history ...continued

Rev	Date	Description			
2	20110405	LPC1102 User manual			
Modifications:	Section 3.7	Start-up behavior" added.			
	<ul> <li>Description of reset sources updated in Section 3.6 "Reset".</li> </ul>				
	<ul> <li>Figure 6 "Power profiles pointer structure" added.</li> </ul>				
		of system tick timer updated. Reference clock added as clock source in Table 136 "SysTick of and status register (SYST_CSR - 0xE000 E010) bit description".			
	<ul> <li>Single cycle</li> </ul>	hardware multiply specified in Table 236 "Cortex M0- instruction summary".			
	Description	of RESET pin updated in Table 58.			
1	20101020	LPC1102 User manual			

# **Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

UM10429

All information provided in this document is subject to legal disclaimers.

User manual

# **UM10429**

# Chapter 1: LPC1102/04 Introductory information

Rev. 6 — 12 March 2013

**User manual** 

# **1.1 Introduction**

The LPC1102/04 are ARM Cortex-M0 based, low-cost 32-bit MCUs, designed for 8/16-bit microcontroller applications, offering performance, low power, simple instruction set and memory addressing together with reduced code size compared to existing 8/16-bit architectures.

The LPC1102/04 operate at CPU frequencies of up to 50 MHz.

The peripheral complement of the LPC1102/04 includes 32 kB of flash memory, 8 kB of data memory, one RS-485/EIA-485 UART, one SPI interface with SSP features, four general purpose counter/timers, a 10-bit ADC, and 11 general purpose I/O pins.

**Remark:** The LPC1104 has a revised pinout and contains several features not found in the LPC1102:

- Two extra GPIO pins (PIO0\_1 and PIO0\_6).
- Extra match output (CT32B0\_MAT2).
- CLKOUT feature.
- Easier re-entry to ISP via PIO0\_1.
- SSP0\_CLK available on two pins (A1 and A2) to support debugging of SSP communication.
- Better positioning of the XTALIN pin for easier PCB layout.

# **1.2 Features**

- System:
  - ARM Cortex-M0 processor, running at frequencies of up to 50 MHz.
  - ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).
  - Serial Wire Debug.
  - System tick timer.
- Memory:
  - 32 kB on-chip flash programming memory.
  - 8 kB SRAM.
  - In-Application Programming (IAP) and In-System Programming (ISP) support via on-chip bootloader software.
- Digital peripherals:
  - 11 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors and programmable open-drain mode.
  - GPIO pins can be used as edge and level sensitive interrupt sources.
  - Four general purpose counter/timers with a total of one capture input and 10 match outputs.

#### Chapter 1: LPC1102/04 Introductory information

- Programmable windowed WatchDog Timer (WDT).
- Analog peripherals:
  - 10-bit ADC with input multiplexing among five pins.
- Serial interfaces:
  - UART with fractional baud rate generation, internal FIFO, and RS-485 support.
  - One SPI controller with SSP features and with FIFO and multi-protocol capabilities.
- Clock generation:
  - 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
  - Programmable watchdog oscillator with a frequency range of 9.4 kHz to 2.3 MHz.
  - PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from an external clock or the internal RC oscillator.
  - Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, and the Watchdog clock (LPC1104 only).
- Power control:
  - Integrated PMU (Power Management Unit) to minimize power consumption during Sleep and Deep-sleep modes.
  - Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption for any given application through one simple function call.
  - Two reduced power modes: Sleep and Deep-sleep modes.
  - Processor wake-up from Deep-sleep mode via a dedicated start logic using up to six of the functional pins.
  - Power-On Reset (POR).
  - Brownout detect with up to four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single 3.3 V power supply (1.8 V to 3.6 V).
- Available as WLCSP16 package.

# **1.3 Ordering information**

#### Table 1.Ordering information

Type number	Package	Package					
	Name	Description	Version				
LPC1102UK	WLCSP16	wafer level chip-size package; 16 bumps; 2.17 $\times$ 2.32 $\times$ 0.6 mm	-				
LPC1104UK	WLCSP16	wafer level chip-size package; 16 bumps; 2.17 $\times$ 2.32 $\times$ 0.6 mm	-				


#### Table 2. Ordering options

Type number	Flash	Total SRAM	UART	SPI	ADC channels	Package
LPC1102UK	32 kB	8 kB	1	1	5	WLCSP16
LPC1104UK	32 kB	8 kB	1	1	5	WLCSP16

**User manual** 

#### Chapter 1: LPC1102/04 Introductory information

# 1.4 Block diagram



#### Chapter 1: LPC1102/04 Introductory information

# 1.5 ARM Cortex-M0 processor

The ARM Cortex-M0 processor is described in detail in <u>Section 19.2 "About the</u> <u>Cortex-M0 processor and core peripherals"</u>. For the LPC1102/04, the ARM Cortex-M0 processor core is configured as follows:

- System options:
  - The Nested Vectored Interrupt Controller (NVIC) is included and supports up to 32 interrupts.
  - The system tick timer is included.
- Debug options: Serial Wire Debug is included with two watchpoints and four breakpoints.

# **UM10429**

Chapter 2: LPC1102/04 Memory mapping Rev. 6 — 12 March 2013

User manual

# 2.1 How to read this chapter

Table 3 shows the memory configuration for the LPC1102/04 part.

Table 3.	LPC1102/04 memory configuration		
Part	Flash	SRAM	
LPC1102	32 kB	8 kB	
LPC1104	32 kB	8 kB	

# 2.2 Memory map

Figure 2 shows the memory and peripheral address space of the LPC1102/04.

The AHB peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals. On the LPC1102/04, the GPIO ports are the only AHB peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.

All peripheral register addresses are 32-bit word aligned regardless of their size. An implication of this is that word and half-word registers must be accessed all at once. For example, it is not possible to read or write the upper byte of a word register separately.

# Chapter 2: LPC1102/04 Memory mapping

4 GB	LPC1102/1104		AHB	9 peripherals	0x5020 0000
	reserved private peripheral bus reserved	0xFFFF FFFF 0xE010 0000 0xE000 0000	, 127 -	16 reserved	0x5004 0000
	AHB peripherals	0x5020 0000		reserved GPIO PIO1 GPIO PIO0	0x5003 0000 0x5002 0000 0x5001 0000 0x5000 0000
1 GB	reserved APB peripherals	0x4008 0000	ſ	3 peripherals - 23 reserved reserved	0x4008 0000 0x4005 C000 0x4005 8000
1 GB	reserved	0x4000 0000	18 SY 17	- 19 reserved ystem control IOCONFIG	0x4004 C000 0x4004 8000 0x4004 4000
0.5 GB	reserved	0x2000 0000	14	SPI ash controller PMU	0x4004 0000 0x4003 C000 0x4003 8000
	16 kB boot ROM	0x1FFF 4000 0x1FFF 0000	9	reserved reserved	0x4002 8000 0x4002 4000 0x4002 0000
	8 kB SRAM	0x1000 2000 0x1000 0000	5 32-bi 4 16-bi	ADC t counter/timer 1 t counter/timer 0 t counter/timer 1 t counter/timer 0	0x4001 C000 0x4001 8000 0x4001 4000 0x4001 0000 0x4000 C000
	reserved		2 1 0	UART WDT reserved	0x4000 8000 0x4000 4000 0x4000 0000
0 GB	32 kB on-chip flash	Ox0000 8000     Ox0000 0000	active interrupt vector		002aaf526

# **UM10429**

Chapter 3: LPC1102/04 System configuration Rev. 6 — 12 March 2013

User manual

# 3.1 How to read this chapter

This chapter applies to parts LPC1102 and LPC1104.

The CLKOUT control registers are only available on parts LPC1104.

Pins PIO0 1 and PIO0 6 are not available on the LPC1102.

# 3.2 Introduction

The system configuration block controls oscillators, start logic, and clock generation of the LPC1102/04. Also included in this block are registers for setting the priority for AHB access and a register for remapping flash, SRAM, and ROM memory areas.

# 3.3 Pin description

Table 4 shows pins that are associated with system control block functions. Some pins are not available on all parts. See Section 3.1.

Pin direction	Pin description
I	Start logic wake-up pins port 0
I	Start logic wake-up pin port 1
	Pin direction

# 3.4 Clocking and power control

See Figure 3 for an overview of the LPC1102/04 Clock Generation Unit (CGU).


The LPC1102/04 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

Following reset, the LPC1102/04 will operate from the Internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

The SYSAHBCLKCTRL register gates the system clock to the various peripherals and memories. UART, the WDT, and SPI0 have individual clock dividers to derive peripheral clocks from the main clock.

For details on power control see Section 3.9.

UM10429



# 3.5 Register description

All registers, regardless of size, are on word address boundaries. Details of the registers appear in the description of each function.

See <u>Section 3.12</u> for the flash access timing register, which can be re-configured as part the system setup. This register is not part of the system configuration block.

Table 5.	Register overview: system control block (base address 0x4004 8000)
----------	--

Name	Access	Address offset	Description	Reset value	Reference
SYSMEMREMAP	R/W	0x000	System memory remap	0x002	Table 6
PRESETCTRL	R/W	0x004	Peripheral reset control	0x000	Table 7
SYSPLLCTRL	R/W	0x008	System PLL control	0x000	Table 8
SYSPLLSTAT	R	0x00C	System PLL status	0x000	Table 9
-	-	0x010 - 0x01C	Reserved	-	-
SYSOSCCTRL	R/W	0x020	System oscillator control	0x000	Table 10
WDTOSCCTRL	R/W	0x024	Watchdog oscillator control	0x000	Table 11
IRCCTRL	R/W	0x028	IRC control	0x080	Table 12
-	-	0x02C	Reserved	-	-

## Table 5. Register overview: system control block (base address 0x4004 8000) ...continued

Name	Access	Address offset	Description	Reset value	Reference
SYSRSTSTAT	R/W	0x030	System reset status register	0x000	Table 13
-	-	0x034 - 0x03C	Reserved	-	-
SYSPLLCLKSEL	R/W	0x040	System PLL clock source select	0x000	Table 14
SYSPLLCLKUEN	R/W	0x044	System PLL clock source update enable	0x000	Table 15
-	-	0x048 - 0x06C	Reserved	-	-
MAINCLKSEL	R/W	0x070	Main clock source select	0x000	Table 16
MAINCLKUEN	R/W	0x074	Main clock source update enable	0x000	Table 17
SYSAHBCLKDIV	R/W	0x078	System AHB clock divider	0x001	Table 18
-	-	0x07C	Reserved	-	-
SYSAHBCLKCTRL	R/W	0x080	System AHB clock control	0x85F	Table 19
-	-	0x084 - 0x090	Reserved	-	-
SSPOCLKDIV	R/W	0x094	SPI0 clock divder	0x000	Table 20
UARTCLKDIV	R/W	0x098	UART clock divder	0x000	Table 21
-	-	0x09C	Reserved	-	-
-	-	0x0A0-0x0CC	Reserved	-	-
WDTCLKSEL	R/W	0x0D0	WDT clock source select	0x000	Table 22
WDTCLKUEN	R/W	0x0D4	WDT clock source update enable	0x000	Table 23
WDTCLKDIV	R/W	0x0D8	WDT clock divider	0x000	Table 24
-	-	0x0DC	Reserved	-	-
CLKOUTCLKSEL	R/W	0x0E0	CLKOUT clock source select	0x000	Table 25
CLKOUTUEN	R/W	0x0E4	CLKOUT clock source update enable	0x000	Table 26
CLKOUTCLKDIV	R/W	0x0E8	CLKOUT clock divider	0x000	Table 27
-	-	0x0EC - 0x0FC	Reserved	-	-
PIOPORCAP0	R	0x100	POR captured PIO status 0	user dependent	Table 28
-	-	0x104	Reserved	-	-
-	R	0x108 - 0x14C	Reserved	-	-
BODCTRL	R/W	0x150	BOD control	0x000	Table 29
SYSTCKCAL	R/W	0x154	System tick counter calibration	0x004	Table 30
-	-	0x158 - 0x16C	Reserved	-	-
IRQLATENCY	R/W	0x170	IQR delay. Allows trade-off between interrupt latency and determinism.	0x10	Table 31
-	-	0x174 - 0x1FC	Reserved	-	-
STARTAPRP0	R/W	0x200	Start logic edge control register 0		Table 32
STARTERP0	R/W	0x204	Start logic signal enable register 0		Table 33
STARTRSRP0CLR	W	0x208	Start logic reset register 0	n/a	Table 34
STARTSRP0	R	0x20C	Start logic status register 0	n/a	Table 35
-	-	0x210 - 0x22C	Reserved	-	-
PDSLEEPCFG	R/W	0x230	Power-down states in Deep-sleep mode	0x0000 0000	Table 37

Name	Access	Address offset	Description	Reset value	Reference
PDAWAKECFG	R/W	0x234	Power-down states after wake-up from Deep-sleep mode	0x0000 EDF0	Table 38
PDRUNCFG	R/W	0x238	Power-down configuration register	0x0000 EDF0	Table 39
-	-	0x23C - 0x3F0	Reserved	-	-
DEVICE_ID	R	0x3F4	Device ID	part dependent	Table 40

#### Table 5. Register overview: system control block (base address 0x4004 8000) ... continued

## 3.5.1 System memory remap register

The system memory remap register selects whether the ARM interrupt vectors are read from the boot ROM, the flash, or the SRAM. By default, the flash memory is mapped to address 0x0000 0000. When the MAP bits in the SYSMEMREMAP register are set to 0x0 or 0x1, the boot ROM or RAM respectively are mapped to the bottom 512 bytes of the memory map (addresses 0x0000 0000 to 0x0000 0200).

# Table 6. System memory remap register (SYSMEMREMAP, address 0x4004 8000) bit description

Bit	Symbol	Value	Description	Reset value
1:0	MAP		System memory remap	0x2
		0x0	Boot Loader Mode. Interrupt vectors are re-mapped to Boot ROM.	
		0x1	User RAM Mode. Interrupt vectors are re-mapped to Static RAM.	
		0x2	User Flash Mode. Interrupt vectors are not re-mapped and reside in Flash.	
		0x3	User Flash Mode. Interrupt vectors are not re-mapped and reside in Flash.	
31:2	-	-	Reserved	0x00

#### 3.5.2 Peripheral reset control register

This register allows software to reset the SPI peripheral. Writing a 0 to the SSP0\_RST\_N bit resets the SPI0 peripheral. Writing a 1 de-asserts the reset.

**Remark:** Before accessing the SPI peripheral, write a 1 to this register to ensure that the reset signal to the SPI is de-asserted.

# Table 7. Peripheral reset control register (PRESETCTRL, address 0x4004 8004) bit description

	accomption			
Bit	Symbol	Value	Description	Reset value
0	SSP0_RST_N		SPI0 reset control	0
		0	Resets the SPI0 peripheral.	
		1	SPI0 reset de-asserted.	
31:1	-	-	Reserved	0x00

## 3.5.3 System PLL control register

This register connects and enables the system PLL and configures the PLL multiplier and divider values. The PLL accepts an input frequency from 10 MHz to 25 MHz from various clock sources. The input frequency is multiplied up to a high frequency, then divided down to provide the actual clock used by the CPU, peripherals, and memories. The PLL can produce a clock up to the maximum allowed for the CPU.

Bit Symbol Value Description Reset value 4:0 MSEL Feedback divider value. The division value M is the 0x000 programmed MSEL value + 1. 00000: Division ratio M = 1 to 11111: Division ration M = 32 PSEL Post divider ratio P. The division ratio is  $2 \times P$ . 6:5 0x00 P = 10x0 0x1 P = 20x2 P = 4P = 8 0x3 -Reserved. Do not write ones to reserved bits. 0x0 31:7 -

Table 8. System PLL control register (SYSPLLCTRL, address 0x4004 8008) bit description

#### 3.5.4 System PLL status register

This register is a Read-only register and supplies the PLL lock status (see Section 3.11.1).

Table 9.	System PLL status register (SYSPLLSTAT, address 0x4004 800C) bit description
----------	--

Bit	Symbol	Value	Description	Reset value
0	LOCK		PLL lock status	0x0
		0	PLL not locked	
		1	PLL locked	
31:1	-	-	Reserved	0x00

#### 3.5.5 System oscillator control register

This register configures the frequency range for the system oscillator.

# Table 10. System oscillator control register (SYSOSCCTRL, address 0x4004 8020) bit description

Bit	Symbol	Value	Description	Reset value		
0	BYPASS		Bypass system oscillator	0x0		
				0 Oscillator is not bypassed.	Oscillator is not bypassed.	
		1	Bypass enabled. PLL input (sys_osc_clk) is fed directly from the XTALIN pin bypassing the oscillator. Use this mode when using an external clock source instead of the crystal oscillator.			

	description			
Bit	Symbol	Value	Description	Reset value
1	FREQRANGE		Determines frequency range for Low-power oscillator.	0x0
		0	1 - 20 MHz frequency range.	
		1	15 - 25 MHz frequency range	
31:2	-	-	Reserved	0x00

# Table 10. System oscillator control register (SYSOSCCTRL, address 0x4004 8020) bit description

# 3.5.6 Watchdog oscillator control register

This register configures the watchdog oscillator. The oscillator consists of an analog and a digital part. The analog part contains the oscillator function and generates an analog clock (Fclkana). With the digital part, the analog output clock (Fclkana) can be divided to the required output clock frequency wdt\_osc\_clk. The analog output frequency (Fclkana) can be adjusted with the FREQSEL bits between 600 kHz and 4.6 MHz. With the digital part Fclkana will be divided (divider ratios = 2, 4,...,64) to wdt\_osc\_clk using the DIVSEL bits.

The output clock frequency of the watchdog oscillator can be calculated as wdt\_osc\_clk = Fclkana/( $2 \times (1 + DIVSEL)$ ) = 9.3 kHz to 2.3 MHz (nominal values).

**Remark:** Any setting of the FREQSEL bits will yield a Fclkana value within  $\pm 40\%$  of the listed frequency value. The watchdog oscillator is the clock source with the lowest power consumption. If accurate timing is required, use the IRC or system oscillator.

**Remark:** The frequency of the watchdog oscillator is undefined after reset. The watchdog oscillator frequency must be programmed by writing to the WDTOSCCTRL register before using the watchdog oscillator.

Bit	Symbol	Value	Description	Reset value
4:0	DIVSEL		Select divider for Fclkana. wdt_osc_clk = Fclkana/ (2 × (1 + DIVSEL)) 00000: 2 × (1 + DIVSEL) = 2 00001: 2 × (1 + DIVSEL) = 4 to 11111: 2 × (1 + DIVSEL) = 64	0

# Table 11. Watchdog oscillator control register (WDTOSCCTRL, address 0x4004 8024) bit description

	decomp				
Bit	Symbol	Value	Description	Rese value	
8:5	FREQSEL		Select watchdog oscillator analog output frequency (Fclkana).	0x00	
		0x1	0.6 MHz		
		0x2	1.05 MHz		
		0x3	1.4 MHz		
		0x4	1.75 MHz		
		0x5	2.1 MHz		
		0x6	2.4 MHz		
		0x7	2.7 MHz		
		0x8	3.0 MHz		
		0x9	3.25 MHz		
		0xA	3.5 MHz		
		0xB	3.75 MHz		
		0xC	4.0 MHz		
		0xD	4.2 MHz		
		0xE	4.4 MHz		
		0xF	4.6 MHz		
31:9	-	-	Reserved	0x00	

# Table 11. Watchdog oscillator control register (WDTOSCCTRL, address 0x4004 8024) bit description

# 3.5.7 Internal resonant crystal control register

This register is used to trim the on-chip 12 MHz oscillator. The trim value is factory-preset and written by the boot code on start-up.

# Table 12. Internal resonant crystal control register (IRCCTRL, address 0x4004 8028) bit description

Bit	Symbol	Description	Reset value
7:0	TRIM	Trim value	0x1000 0000, then flash will reprogram
31:9	-	Reserved	0x00

## 3.5.8 System reset status register

The SYSRSTSTAT register shows the source of the latest reset event. Write a one to clear the reset.

The POR event clears all other bits in this register, but if another reset signal - for example EXTRST - remains asserted after the POR signal is negated, then its bit is set to detected.

The reset value given in Table 13 applies to the POR reset.

Bit	Symbol	Value	Description	Reset value
0	POR		POR reset status	0x0
		0	No POR detected	
		1	POR detected. Writing a one clears this reset.	
1	EXTRST		Status of the external RESET pin	0x0
		0	No RESET pin event detected	
		1	RESET detected. Writing a one clears this reset.	
2	WDT		Status of the Watchdog reset	0x0
		0	No WDT reset detected	
		1	WDT reset detected. Writing a one clears this reset.	
3	BOD		Status of the Brown-out detect reset	0x0
		0	No BOD reset detected	
		1	BOD reset detected. Writing a one clears this reset.	
4	SYSRST		Status of the software system reset	0x0
		0	No System reset detected	
		1	System reset detected. Writing a one clears this reset.	
31:5	-	-	Reserved	0x00

Table 13. System reset status register (SYSRSTSTAT, address 0x4004 8030) bit description

## 3.5.9 System PLL clock source select register

This register selects the clock source for the system PLL. The SYSPLLCLKUEN register (see <u>Section 3.5.10</u>) must be toggled from LOW to HIGH for the update to take effect.

**Remark:** When switching clock sources, both clocks must be running before the clock source is updated.

# Table 14. System PLL clock source select register (SYSPLLCLKSEL, address 0x4004 8040) bit description

Bit	Symbol	Value	Description	Reset value
1:0	SEL		System PLL clock source	0x00
		0x0	IRC oscillator	
		0x1	System oscillator	
		0x2	Reserved	
		0x3	Reserved	
31:2	-	-	Reserved	0x00

## 3.5.10 System PLL clock source update enable register

This register updates the clock source of the system PLL with the new input clock after the SYSPLLCLKSEL register has been written to. In order for the update to take effect, first write a zero to the SYSPLLUEN register and then write a one to SYSPLLUEN.

**Remark:** When switching clock sources, both clocks must be running before the clock source is updated.

Bit	Symbol	Value	Description	Reset value		
0	ENA		Enable system PLL clock source update	0x0		
		0	No change			
		1	Update clock source			
31:1	-	-	Reserved	0x00		
-						

# Table 15. System PLL clock source update enable register (SYSPLLCLKUEN, address 0x4004 8044) bit description

## 3.5.11 Main clock source select register

This register selects the main system clock which can be either any input to the system PLL, the output from the system PLL (sys\_pllclkout), or the watchdog or IRC oscillators directly. The main system clock clocks the core, the peripherals, and the memories.

The MAINCLKUEN register (see <u>Section 3.5.12</u>) must be toggled from LOW to HIGH for the update to take effect.

**Remark:** When switching clock sources, both clocks must be running before the clock source is updated.

uesch	ption		
Symbol	Value	Description	Reset value
1:0 SEL		Clock source for main clock	0x00
	0x0	IRC oscillator	
	0x1	Input clock to system PLL	
	0x2	WDT oscillator	
	0x3	System PLL clock out	
-	-	Reserved	0x00
	Symbol	SEL 0x0 0x1 0x2 0x3	Symbol         Value         Description           SEL         Clock source for main clock           0x0         IRC oscillator           0x1         Input clock to system PLL           0x2         WDT oscillator           0x3         System PLL clock out

# Table 16. Main clock source select register (MAINCLKSEL, address 0x4004 8070) bit description

#### 3.5.12 Main clock source update enable register

This register updates the clock source of the main clock with the new input clock after the MAINCLKSEL register has been written to. In order for the update to take effect, first write a zero to the MAINCLKUEN register and then write a one to MAINCLKUEN.

**Remark:** When switching clock sources, both clocks must be running before the clock source is updated.

	bit des	cription		
Bit	Symbol	Value	Description	Reset value
0	ENA		Enable main clock source update	0x0
		0	No change	
		1	Update clock source	
31:1	-	-	Reserved	0x00

#### Table 17. Main clock source update enable register (MAINCLKUEN, address 0x4004 8074) bit description

## 3.5.13 System AHB clock divider register

This register divides the main clock to provide the system clock to the core, memories, and the peripherals. The system clock can be shut down completely by setting the DIV bits to 0x0.

# Table 18. System AHB clock divider register (SYSAHBCLKDIV, address 0x4004 8078) bit description

Bit	Symbol	Description	Reset value
7:0	DIV	System AHB clock divider values 0: System clock disabled. 1: Divide by 1. to 255: Divide by 255.	0x01
31:8	-	Reserved	0x00

# 3.5.14 System AHB clock control register

The AHBCLKCTRL register enables the clocks to individual system and peripheral blocks. The system clock (sys\_ahb\_clk[0], bit 0 in the AHBCLKCTRL register) provides the clock for the AHB to APB bridge, the AHB matrix, the ARM Cortex-M0, the Syscon block, and the PMU. This clock cannot be disabled.

# Table 19. System AHB clock control register (SYSAHBCLKCTRL, address 0x4004 8080) bit description

	accomption			
Bit	Symbol	Value	Description	Reset value
0	SYS		Enables clock for AHB to APB bridge, to the AHB matrix, to the Cortex-M0 FCLK and HCLK, to the SysCon, and to the PMU. This bit is read only.	1
		0	Reserved	
		1	Enable	
1	ROM		Enables clock for ROM.	1
		0	Disable	
		1	Enable	
2	RAM		Enables clock for RAM.	1
		0	Disable	
		1	Enable	

Bit	Symbol	Value	Description	Reset value
3	FLASHREG		Enables clock for flash register interface.	1
		0	Disabled	
		1	Enabled	
4	FLASHARRAY		Enables clock for flash array access.	1
		0	Disabled	
		1	Enabled	
5	-		Reserved.	0
6	GPIO		Enables clock for GPIO.	1
		0	Disable	
		1	Enable	
7	CT16B0		Enables clock for 16-bit counter/timer 0.	0
		0	Disable	
		1	Enable	
8 CT1	CT16B1		Enables clock for 16-bit counter/timer 1.	0
		0	Disable	
		1	Enable	
9	CT32B0		Enables clock for 32-bit counter/timer 0.	0
		0	Disable	
		1	Enable	
10	CT32B1		Enables clock for 32-bit counter/timer 1.	0
		0	Disable	
		1	Enable	
11	SSP0		Enables clock for SPI0.	1
		0	Disable	
		1	Enable	
12	UART		Enables clock for UART.	0
		0	Disable	
		1	Enable	
13	ADC		Enables clock for ADC.	0
		0	Disable	
		1	Enable	
14	-		Reserved	0
15	WDT		Enables clock for WDT.	0
		0	Disable	
		1	Enable	
16	IOCON		Enables clock for I/O configuration block.	0
		0	Disable	
		1	Enable	
31:17	-	-	Reserved	0x00

# Table 19. System AHB clock control register (SYSAHBCLKCTRL, address 0x4004 8080) bit description ...continued

User manual

20 of 270

## 3.5.15 SPI0 clock divider register

This register configures the SPI0 peripheral clock SPI0\_PCLK. The SPI0\_PCLK can be shut down by setting the DIV bits to 0x0.

 Table 20.
 SPI0 clock divider register (SSP0CLKDIV, address 0x4004 8094) bit description

			-
Bit	Symbol	Description	Reset value
7:0	DIV	SPI0_PCLK clock divider values 0: Disable SPI0_PCLK. 1: Divide by 1. to 255: Divide by 255.	0x00
31:8	-	Reserved	0x00

## 3.5.16 UART clock divider register

This register configures the UART peripheral clock UART\_PCLK. The UART\_PCLK can be shut down by setting the DIV bits to 0x0.

Table 21. UART clock divider register (UARTCLKDIV, address 0x4004 8098) bit description

Bit	Symbol	Description	Reset value
7:0	DIV	UART_PCLK clock divider values 0: Disable UART_PCLK. 1: Divide by 1. to 255: Divide by 255.	0x00
31:8	-	Reserved	0x00

## 3.5.17 WDT clock source select register

Table 00

This register selects the clock source for the watchdog timer. The WDTCLKUEN register (see <u>Section 3.5.18</u>) must be toggled from LOW to HIGH for the update to take effect.

**Remark:** When switching clock sources, both clocks must be running before the clock source is updated.

Table	description						
Bit	Symbol	Value	Description	Reset value			
1:0	SEL		WDT clock source	0x00			

		0x0	IRC oscillator	
		0x1	Main clock	
		0x2	Watchdog oscillator	
		0x3	Reserved	
31:2	-	-	Reserved	0x00

UM10429

address 0x4004.00D0) bit

## 3.5.18 WDT clock source update enable register

This register updates the clock source of the watchdog timer with the new input clock after the WDTCLKSEL register has been written to. In order for the update to take effect at the input of the watchdog timer, first write a zero to the WDTCLKUEN register and then write a one to WDTCLKUEN.

**Remark:** When switching clock sources, both clocks must be running before the clock source is updated.

	bit des	scription		
Bit	Symbol	Value	Description	Reset value
0	0 ENA		Enable WDT clock source update	0x0
		0	No change	
		1	Update clock source	
31:1	-	-	Reserved	0x00

#### Table 23. WDT clock source update enable register (WDTCLKUEN, address 0x4004 80D4) bit description

## 3.5.19 WDT clock divider register

This register determines the divider values for the watchdog clock wdt\_clk.

Table 24. WDT clock divider register (WDTCLKDIV, address 0x4004 80D8) bit description

Bit	Symbol	Description	Reset value
7:0	DIV	WDT clock divider values 0: Disable WDCLK. 1: Divide by 1. to 255: Divide by 255.	0x00
31:8	-	Reserved	0x00

## 3.5.20 CLKOUT clock source select register

This register configures the clkout\_clk signal to be output on the CLKOUT pin. All three oscillators and the main clock can be selected for the clkout\_clk clock.

The CLKOUTCLKUEN register (see <u>Section 3.5.21</u>) must be toggled from LOW to HIGH for the update to take effect.

**Remark:** When switching clock sources, both clocks must be running before the clock source is updated.

Bit	Symbol	Value	Description	Reset value
1:0 SEL	SEL		CLKOUT clock source	0x00
		0x0	IRC oscillator	
		0x1	System oscillator	
		0x2	Watchdog oscillator	
		0x3	Main clock	
31:2	-	-	Reserved	0x00

# Table 25. CLKOUT clock source select register (CLKOUTCLKSEL, address 0x4004 80E0) bit description

# 3.5.21 CLKOUT clock source update enable register

This register updates the clock source of the CLKOUT pin with the new clock after the CLKOUTCLKSEL register has been written to. In order for the update to take effect at the input of the CLKOUT pin, first write a zero to the CLKCLKUEN register and then write a one to CLKCLKUEN.

**Remark:** When switching clock sources, both clocks must be running before the clock source is updated.

# Table 26. CLKOUT clock source update enable register (CLKOUTUEN, address 0x4004 80E4) bit description

Bit	Symbol	Value	Description	Reset value
0	ENA		Enable CLKOUT clock source update	0x0
		0	No change	
		1	Update clock source	
31:1	-	-	Reserved	0x00

## 3.5.22 CLKOUT clock divider register

This register determines the divider value for the clock output signal on the CLKOUT pin.

Table 27. CLKOUT clock divider registers (CLKOUTCLKDIV, address 0x4004 80E8) bit description

Bit	Symbol	Description	Reset value
7:0	DIV	Clock output divider values 0: Disable CLKOUT. 1: Divide by 1. to 255: Divide by 255.	0x00
31:8	-	Reserved	0x00

## 3.5.23 POR captured PIO status register 0

The PIOPORCAP0 register captures the state (HIGH or LOW) of the PIO pins of ports 0,1, and 2 (pins PIO2\_0 to PIO2\_7) at power-on-reset. Each bit represents the reset state of one GPIO pin. This register is a read-only status register.

UM10429

description				
Bit	Symbol	Description	Reset value	
0	CAPPIO0_0	Raw reset status input PIO0_0	User implementation dependent	
7:1	-	Reserved.	-	
8	CAPPIO0_8	Raw reset status input PIO0_8	User implementation dependent	
9	CAPPIO0_9	Raw reset status input PIO0_9	User implementation dependent	
10	CAPPIO0_10	Raw reset status input PIO0_10	User implementation dependent	
11	CAPPIO0_11	Raw reset status input PIO0_11	User implementation dependent	
12	CAPPIO1_0	Raw reset status input PIO1_0	User implementation dependent	
13	CAPPIO1_1	Raw reset status input PIO1_1	User implementation dependent	
14	CAPPIO1_2	Raw reset status input PIO1_2	User implementation dependent	
15	CAPPIO1_3	Raw reset status input PIO1_3	User implementation dependent	
17:16	-	Reserved.	-	
18	CAPPIO1_6	Raw reset status input PIO1_6	User implementation dependent	
19	CAPPIO1_7	Raw reset status input PIO1_7	User implementation dependent	
31:20	-	Reserved.	-	

# Table 28. POR captured PIO status registers 0 (PIOPORCAP0, address 0x4004 8100) bit

# 3.5.24 BOD control register

The BOD control register selects three separate threshold values for sending a BOD interrupt to the NVIC and four reset levels for forced reset. Reset and interrupt threshold values listed in Table 29 are typical values.

Table 29.	BOD control register (BODCTRL	, address 0x4004 8150) bit description
-----------	-------------------------------	--

		-		
Bit	Symbol	Value	Description	Reset value
1:0	BODRSTLEV		BOD reset level	00
		0x0	Level 0: The reset assertion threshold voltage is 1.46 V; the reset de-assertion threshold voltage is 1.63 V.	
		0x1	Level 1: The reset assertion threshold voltage is 2.06 V; the reset de-assertion threshold voltage is 2.15 V.	
		0x2	Level 2: The reset assertion threshold voltage is 2.35 V; the reset de-assertion threshold voltage is 2.43 V.	
		0x3	Level 3: The reset assertion threshold voltage is 2.63 V; the reset de-assertion threshold voltage is 2.71 V.	
3:2	BODINTVAL		BOD interrupt level	00
		0x0	Level 0: Reserved.	
		0x1	Level 1:The interrupt assertion threshold voltage is 2.22 V; the interrupt de-assertion threshold voltage is 2.35 V.	
		0x2	Level 2: The interrupt assertion threshold voltage is 2.52 V; the interrupt de-assertion threshold voltage is 2.66 V.	
		0x3	Level 3: The interrupt assertion threshold voltage is 2.80 V; the interrupt de-assertion threshold voltage is 2.90 V.	

#### Table 29. BOD control register (BODCTRL, address 0x4004 8150) bit description

Bit	Symbol	Value	Description	Reset value
4	BODRSTENA		BOD reset enable	0
		0	Disable reset function.	
		1	Enable reset function.	
31:5	-	-	Reserved	0x00

#### 3.5.25 System tick counter calibration register

This register determines the value of the SYST\_CALIB register (see Table 148).

 Table 30.
 System tick timer calibration register (SYSTCKCAL, address 0x4004 8154) bit description

Bit	Symbol	Description	Reset value
25:0	CAL	System tick timer calibration value	0x04
31:26	-	Reserved	0x00

#### 3.5.26 IRQ latency register

The IRQLATENCY register is an eight-bit register which specifies the minimum number of cycles (0-255) permitted for the system to respond to an interrupt request. The intent of this register is to allow the user to select a trade-off between interrupt response time and determinism.

Setting this parameter to a very low value (e.g. zero) will guarantee the best possible interrupt performance but will also introduce a significant degree of uncertainty and jitter. Requiring the system to always take a larger number of cycles (whether it needs it or not) will reduce the amount of uncertainty but may not necessarily eliminate it.

Theoretically, the ARM Cortex-M0 core should always be able to service an interrupt request within 15 cycles. System factors external to the cpu, however, bus latencies, peripheral response times, etc. can increase the time required to complete a previous instruction before an interrupt can be serviced. Therefore, accurately specifying a minimum number of cycles that will ensure determinism will depend on the application.

The default setting for this register is 0x010.

Bit	Symbol	Description	Reset value
7:0	LATENCY	8-bit latency value	0x010
31:8	-	Reserved	-

## 3.5.27 Start logic edge control register 0

The STARTAPRP0 register controls the start logic inputs of ports 0 (PIO0\_0 to PIO0\_11) and 1 (PIO1\_0). This register selects a falling or rising edge on the corresponding PIO input to produce a falling or rising clock edge, respectively, for the start logic (see <u>Section 3.10.2</u>).

**User manual** 

Every bit in the STARTAPRP0 register controls one port input and is connected to one wake-up interrupt in the NVIC. Bit 0 in the STARTAPRP0 register corresponds to interrupt 0, bit 1 to interrupt 1, etc. (see Table 48), up to a total of 13 interrupts.

**Remark:** Each interrupt connected to a start logic input must be enabled in the NVIC if the corresponding PIO pin is used to wake up the chip from Deep-sleep mode.

Bit	Symbol	Value	Description	Reset value
0	APRPIO0_0		Edge select for start logic input PIO0_0	0x0
		0	Falling edge	
		1	Rising edge	
1	APRPIO0_1		Edge select for start logic input PIO0_1	0x0
		0	Falling edge	
		1	Rising edge	
5:2	-	-	Reserved	0x0
6	APRPIO0_6		Edge select for start logic input PIO0_6	0x0
		0	Falling edge	
		1	Rising edge	
7	-	-	Reserved	0x0
8	APRPIO0_8		Edge select for start logic input PIO0_8	0x0
		0	Falling edge	
		1	Rising edge	
9	APRPIO0_9		Edge select for start logic input PIO0_9	0x0
		0	Falling edge	
		1	Rising edge	
10	APRPIO0_10		Edge select for start logic input PIO0_10	0x0
		0	Falling edge	
		1	Rising edge	
11	APRPIO0_11		Edge select for start logic input PIO0_11	0x0
		0	Falling edge	
		1	Rising edge	
12	APRPIO1_0		Edge select for start logic input PIO1_0.	0x0
		0	Falling edge	
		1	Rising edge	
31:13	-	-	Reserved	0x0

# Table 32. Start logic edge control register 0 (STARTAPRP0, address 0x4004 8200) bit description

## 3.5.28 Start logic signal enable register 0

This STARTERP0 register enables or disables the start signal bits in the start logic. The bit assignment is identical to <u>Table 32</u>.

Bit	descripti Symbol	Value	Description	Reset
	eynisor	Tarac		value
0	ERPIO0_0		Enable start signal for start logic input PIO0_0	0x0
		0	Disabled	
		1	Enabled	
1	ERPIO0_1		Enable start signal for start logic input PIO0_1	0x0
		0	Disabled	
		1	Enabled	
5:2	-		Reserved	0x0
6	ERPIO0_6		Enable start signal for start logic input PIO0_6	0x0
		0	Disabled	
		1	Enabled	
7	-		Reserved	0x0
8	ERPIO0_8		Enable start signal for start logic input PIO0_8	0x0
		0	Disabled	
		1	Enabled	
9	ERPIO0_9		Enable start signal for start logic input PIO0_9	0x0
		0	Disabled	
		1	Enabled	
10	ERPIO0_10		Enable start signal for start logic input PIO0_10	0x0
		0	Disabled	
		1	Enabled	
11	ERPIO0_11		Enable start signal for start logic input PIO0_11	0x0
		0	Disabled	
		1	Enabled	
12	ERPIO1_0		Enable start signal for start logic input PIO1_0	0x0
		0	Disabled	
		1	Enabled	
31:13	-		Reserved. Do not set reserved bits in this register to one.	0x0

# Table 33. Start logic signal enable register 0 (STARTERP0, address 0x4004 8204) bit description

# 3.5.29 Start logic reset register 0

Writing a one to a bit in the STARTRSRPOCLR register resets the start logic state. The bit assignment is identical to <u>Table 32</u>. The start-up logic uses the input signals to generate a clock edge for registering a start signal. This clock edge (falling or rising) sets the interrupt for waking up from Deep-sleep mode. Therefore, the start-up logic states must be cleared before being used.

	descriptior	n		
Bit	Symbol	Value	Description	Reset value
0	RSRPIO0_0		Start signal reset for start logic input PIO0_0	n/a
		0	•	
		1	Write: reset start signal	
1	RSRPIO0_1		Start signal reset for start logic input PIO0_1	n/a
		0	-	
		1	Write: reset start signal	
5:2	-	-	Reserved	n/a
6	RSRPIO0_6		Start signal reset for start logic input PIO0_6	n/a
		0	-	
		1	Write: reset start signal	
7	-	-	Reserved	n/a
8	RSRPIO0_8		Start signal reset for start logic input PIO0_8	n/a
		0	-	
		1	Write: reset start signal	
9	RSRPIO0_9		Start signal reset for start logic input PIO0_9	n/a
		0	-	
		1	Write: reset start signal	
10	RSRPIO0_10		Start signal reset for start logic input PIO0_10	n/a
		0	-	
		1	Write: reset start signal	
11	RSRPIO0_11		Start signal reset for start logic input PIO0_11	n/a
		0	-	
		1	Write: reset start signal	
12	RSRPIO1_0		Start signal reset for start logic input PIO1_0	n/a
		0	-	
		1	Write: reset start signal	
31:13	-	-	Reserved	n/a

# Table 34. Start logic reset register 0 (STARTRSRP0CLR, address 0x4004 8208) bit description

# 3.5.30 Start logic status register 0

This register reflects the status of the enabled start signal bits. The bit assignment is identical to <u>Table 32</u>. Each bit (if enabled) reflects the state of the start logic, i.e. whether or not a wake-up signal has been received for a given pin.

Table 35. Start logic status register 0 (STARTSRP0, address 0x4004 820C) bit description

Bit	Symbol	Value	Description	Reset value
0	SRPIO0_0		Start signal status for start logic input PIO0_0	n/a
		0	No start signal received	
		1	Start signal pending	

Bit	Symbol	Value	Description	Reset value
1	SRPIO0_1		Start signal status for start logic input PIO0_1	n/a
		0	No start signal received	
		1	Start signal pending	
5:2	-	-	Reserved	n/a
6	SRPIO0_6		Start signal status for start logic input PIO0_6	n/a
		0	No start signal received	
		1	Start signal pending	
7	-	-	Reserved	n/a
8	SRPIO0_8		Start signal status for start logic input PIO0_8	n/a
		0	No start signal received	
		1	Start signal pending	
9	SRPIO0_9		Start signal status for start logic input PIO0_9	n/a
		0	No start signal received	
		1	Start signal pending	
10	SRPIO0_10		Start signal status for start logic input PIO0_10	n/a
		0	No start signal received	
		1	Start signal pending	
11	SRPIO0_11		Start signal status for start logic input PIO0_11	n/a
		0	No start signal received	
		1	Start signal pending	
12	SRPIO1_0		Start signal status for start logic input PIO1_0	n/a
		0	No start signal received	
		1	Start signal pending	
31:13	-	-	Reserved	n/a

#### Table 35. Start logic status register 0 (STARTSRP0, address 0x4004 820C) bit description

## 3.5.31 Deep-sleep mode configuration register

This register controls the behavior of the WatchDog (WD) oscillator and the BOD circuit when the device enters Deep-sleep mode.

This register **must be initialized at least once before entering Deep-sleep mode** with one of the four values shown in Table 36:

#### Table 36. Allowed values for PDSLEEPCFG register

•			
Configuration	WD oscillator on	WD oscillator off	
BOD on	PDSLEEPCFG = 0x0000 18B7	PDSLEEPCFG = 0x0000 18F7	
BOD off	PDSLEEPCFG = 0x0000 18BF	PDSLEEPCFG = 0x0000 18FF	

**Remark:** Failure to initialize and program this register correctly may result in undefined behavior of the microcontroller. The values listed in <u>Table 36</u> are the only values allowed for PDSLEEPCFG register.

To select the appropriate power configuration for Deep-sleep mode, consider the following:

UM10429

- BOD: Leaving the BOD circuit enabled will protect the part from a low voltage event occurring while the part is in Deep-sleep mode. However, the BOD circuit causes an additional current drain in Deep-sleep mode.
- WD oscillator: The watchdog oscillator can be left running in Deep-sleep mode to provide a clock for the watchdog timer or a general purpose timer if they are needed for timing a wake-up event (see <u>Section 3.10.3</u> for details). In this case, the watchdog oscillator analog output frequency must be set to its lowest value (bits FREQSEL in the WDTOSCCTRL = 0001, see <u>Table 11</u>) and all peripheral clocks other than the timer clock must be disabled in the SYSAHBCLKCTRL register (see <u>Table 19</u>) before entering Deep-sleep mode.

The watchdog oscillator, if running, contributes an additional current drain in Deep-sleep mode.

**Remark:** Reserved bits in this register must always be written as indicated. This register must be initialized correctly before entering Deep-sleep mode.

	description			
Bit	Symbol	Value	Description	Reset value
2:0	-		Reserved. Always write these bits as 111.	0
3 BOD_PD			BOD power-down control in Deep-sleep mode, see <u>Table 36</u> .	0
		0	Powered	
		1	Powered down	
5:4	-		Reserved. Always write these bits as 11.	0
6	WDTOSC_PD		Watchdog oscillator power control in Deep-sleep mode, see Table 36.	0
		0	Powered	
		1	Powered down	
7	-		Reserved. Always write this bit as 1.	0
10:8	-		Reserved. Always write these bits as 000.	0
12:11	-		Reserved. Always write these bits as 11.	0
31:13	-		Reserved	0

# Table 37. Deep-sleep configuration register (PDSLEEPCFG, address 0x4004 8230) bit description

# 3.5.32 Wake-up configuration register

The bits in this register determine the state the chip enters when it is waking up from Deep-sleep mode.

By default, the IRC and flash memory are powered and running and the BOD circuit is enabled when the chip wakes up from Deep-sleep mode.

**Remark:** Reserved bits must be always written as indicated.

	description				
Bit	Symbol	Value	Description	Rese value	
0	IRCOUT_PD		IRC oscillator output wake-up configuration	0	
		0	Powered		
		1	Powered down		
1	IRC_PD		IRC oscillator power-down wake-up configuration	0	
		0	Powered		
		1	Powered down		
2	FLASH_PD		Flash wake-up configuration	0	
		0	Powered		
		1	Powered down		
3	BOD_PD		BOD wake-up configuration	0	
		0	Powered		
		1	Powered down		
4	ADC_PD		ADC wake-up configuration	1	
		0	Powered		
		1	Powered down		
5	SYSOSC_PD		System oscillator wake-up configuration	1	
		0	Powered		
		1	Powered down		
6	WDTOSC_PD		Watchdog oscillator wake-up configuration	1	
		0	Powered		
		1	Powered down		
7	SYSPLL_PD		System PLL wake-up configuration	1	
		0	Powered		
		1	Powered down		
8	-		Reserved. Always write this bit as 1.	1	
9	-		Reserved. Always write this bit as 0.	0	
10	-		Reserved. Always write this bit as 1.	1	
11	-		Reserved. Always write this bit as 1.	1	
12	-		Reserved. Always write this bit as 0.	0	
15:13	-		Reserved. Always write these bits as 111.	111	
31:16	-	-	Reserved	-	

# Table 38. Wake-up configuration register (PDAWAKECFG, address 0x4004 8234) bit description

## 3.5.33 Power-down configuration register

The bits in the PDRUNCFG register control the power to the various analog blocks. This register can be written to at any time while the chip is running, and a write will take effect immediately with the exception of the power-down signal to the IRC.

To avoid glitches when powering down the IRC, the IRC clock is automatically switched off at a clean point. Therefore, for the IRC a delay is possible before the power-down state takes effect.

By default, the IRC and flash memory are powered and running and the BOD circuit is enabled.

Remark: Reserved bits must be always written as indicated.

Bit	Symbol	Value	Description	Reset value
0 IRCOUT	IRCOUT_PD		IRC oscillator output power-down	0
		0	Powered	
		1	Powered down	
1	IRC_PD		IRC oscillator power-down	0
		0	Powered	
		1	Powered down	
2	FLASH_PD		Flash power-down	0
		0	Powered	
		1	Powered down	
3	BOD_PD		BOD power-down	0
		0	Powered	
	1	Powered down		
4	ADC_PD		ADC power-down	1
		0	Powered	
		1	Powered down	
5	SYSOSC_PD		System oscillator power-down	1
		0	Powered	
		1	Powered down	
6	WDTOSC_PD		Watchdog oscillator power-down	1
		0	Powered	
		1	Powered down	
7	SYSPLL_PD		System PLL power-down	1
		0	Powered	
		1	Powered down	
8	-		Reserved. Always write this bit as 1.	1
9	-		Reserved. Always write this bit as 0.	0
10	-		Reserved. Always write this bit as 1.	1
11	-		Reserved. Always write this bit as 1.	1
12	-		Reserved. Always write this bit as 0.	0
15:13	-		Reserved. Always write these bits as 111.	111
31:16	-	-	Reserved	-

# Table 39. Power-down configuration register (PDRUNCFG, address 0x4004 8238) bit

# 3.5.34 Device ID register

This device ID register is a read-only register and contains the part ID for each LPC1102/04 part. This register is also read by the ISP/IAP commands (Section 19.5.11).

**User manual** 

Bit	Symbol	Description	Reset value
31:0	DEVICEID	Part ID numbers for LPC1102/04 parts LPC1102 = 0x2500 102B LPC1104 = 0x2548 102B	part-dependent

#### Table 40. Device ID register (DEVICE\_ID, address 0x4004 83F4) bit description

# 3.6 Reset

Reset has four sources on the LPC1102/04: the RESET pin, Watchdog Reset, Power-On Reset (POR), and Brown Out Detect (BOD). In addition, there is an ARM software reset.

The RESET pin is a Schmitt trigger input pin. Assertion of chip Reset by any source, once the operating voltage attains a usable level, starts the IRC causing reset to remain asserted until the external Reset is de-asserted, the oscillator is running, and the flash controller has completed its initialization.

On the assertion of any reset source (ARM software reset, POR, BOD reset, External reset, and Watchdog reset), the following processes are initiated:

- 1. The IRC starts up. After the IRC-start-up time (maximum of 6  $\mu$ s on power-up), the IRC provides a stable clock output.
- 2. The flash is powered up. This takes approximately 100  $\mu$ s. Then the flash initialization sequence is started, which takes about 250 cycles.
- The boot code in the ROM starts. The boot code performs the boot tasks and may jump to the flash.


When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

**Remark:** To minimize power consumption in the low power modes, write a 1 to bit 4 and bit 5 of the GPIO0DIR register at location 0x5000 8000 and a 0 to bit 4 and bit 5 of the GPIO0DATA register at location 0x5000 3FFC. This ensures that not-bonded out pins are in a well-defined state.

# 3.7 Start-up behavior

See <u>Figure 4</u> for the start-up timing after reset. The IRC is the default clock at Reset and provides a clean system clock shortly after the supply voltage reaches the threshold value of 1.8 V.

UM10429



# 3.8 Brown-out detection

The LPC1102/04 includes four levels for monitoring the voltage on the  $V_{DD}$  pin. If this voltage falls below one of the four selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading the NVIC status register (see Table 48). An additional four threshold levels can be selected to cause a forced reset of the chip (see Table 29).

# 3.9 Power management

The LPC1102/04 support a variety of power control features. In Active mode, when the chip is running, power and clocks to selected peripherals can be optimized for power consumption. In addition, there are three special modes of processor power reduction: Sleep mode and Deep-sleep mode.

**Remark:** The Debug mode is not supported in Sleep or Deep-sleep mode.

## 3.9.1 Active mode

In Active mode, the ARM Cortex-M0 core and memories are clocked by the system clock, and peripherals are clocked by the system clock or a dedicated peripheral clock.

The chip is in Active mode after reset and the default power configuration is determined by the reset values of the PDRUNCFG and SYSAHBCLKCTRL registers. The power configuration can be changed during run time.

#### 3.9.1.1 Power configuration in Active mode

Power consumption in Active mode is determined by the following configuration choices:

- The SYSAHBCLKCTRL register controls which memories and peripherals are running (Table 19).
- The power to various analog blocks (PLL, oscillators, the ADC, the BOD circuit, and the flash block) can be controlled at any time individually through the PDRUNCFG register (Table 39).
- The clock source for the system clock can be selected from the IRC (default), the system oscillator, or the watchdog oscillator (see Figure 3 and related registers).
- The system clock frequency can be selected by the SYSPLLCTRL (<u>Table 8</u>) and the SYSAHBCLKDIV register (<u>Table 18</u>).
- Selected peripherals (UART, SPI0, WDT) use individual peripheral clocks with their own clock dividers. The peripheral clocks can be shut down through the corresponding clock divider registers.

## 3.9.2 Sleep mode

In Sleep mode, the system clock to the ARM Cortex-M0 core is stopped, and execution of instructions is suspended until either a reset or an enabled interrupt occurs.

Peripheral functions, if selected to be clocked in the SYSAHBCLKCTRL register, continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and their related controllers, and internal buses. The processor state and registers, peripheral registers, and internal SRAM values are maintained, and the logic levels of the pins remain static.

#### 3.9.2.1 Power configuration in Sleep mode

Power consumption in Sleep mode is configured by the same settings as in Active mode:

- The clock remains running.
- The system clock frequency remains the same as in Active mode, but the processor is not clocked.
- Analog and digital peripherals are selected as in Active mode.

#### 3.9.2.2 Programming Sleep mode

The following steps must be performed to enter Sleep mode:

- 1. The DPDEN bit in the PCON register must be set to zero (Table 45).
- The SLEEPDEEP bit in the ARM Cortex-M0 SCR register must be set to zero, see (<u>Table 235</u>).
- 3. Use the ARM Cortex-M0 Wait-For-Interrupt (WFI) instruction.

## 3.9.2.3 Wake-up from Sleep mode

Sleep mode is exited automatically when an interrupt enabled by the NVIC arrives at the processor or a reset occurs. After wake-up due to an interrupt, the microcontroller returns to its original power configuration defined by the contents of the PDRUNCFG and the SYSAHBCLKDIV registers. If a reset occurs, the microcontroller enters the default configuration in Active mode.

## 3.9.3 Deep-sleep mode

In Deep-sleep mode, the system clock to the processor is disabled as in Sleep mode. All analog blocks are powered down, except for the BOD circuit and the watchdog oscillator, which must be selected or deselected during Deep-sleep mode in the PDSLEEPCFG register.

Deep-sleep mode eliminates all power used by the flash and analog peripherals and all dynamic power used by the processor itself, memory systems and their related controllers, and internal buses. The processor state and registers, peripheral registers, and internal SRAM values are maintained, and the logic levels of the pins remain static.

## 3.9.3.1 Power configuration in Deep-sleep mode

Power consumption in Deep-sleep mode is determined by the Deep-sleep power configuration setting in the PDSLEEPCFG (Table 37) register:

- The only clock source available in Deep-sleep mode is the watchdog oscillator. The watchdog oscillator can be left running in Deep-sleep mode if required for timer-controlled wake-up (see <u>Section 3.10.3</u>). All other clock sources (the IRC and system oscillator) and the system PLL are shut down. The watchdog oscillator analog output frequency must be set to the lowest value of its analog clock output (bits FREQSEL in the WDTOSCCTRL = 0001, see <u>Table 11</u>).
- The BOD circuit can be left running in Deep-sleep mode if required by the application.
- If the watchdog oscillator is running in Deep-sleep mode, only the watchdog timer or one of the general-purpose timers should be enabled in SYSAHBCLKCTRL register to minimize power consumption.

#### 3.9.3.2 Programming Deep-sleep mode

The following steps must be performed to enter Deep-sleep mode:

- 1. The DPDEN bit in the PCON register must be set to zero (Table 45).
- 2. Select the power configuration in Deep-sleep mode in the PDSLEEPCFG (Table 37) register.
  - a. If a timer-controlled wake-up is needed, ensure that the watchdog oscillator is powered in the PDRUNCFG register and switch the clock source to WD oscillator in the MAINCLKSEL register (Table 16).
  - b. If no timer-controlled wake-up is needed and the watchdog oscillator is shut down, ensure that the IRC is powered in the PDRUNCFG register and switch the clock source to IRC in the MAINCLKSEL register (<u>Table 16</u>). This ensures that the system clock is shut down glitch-free.
- 3. Select the power configuration after wake-up in the PDAWAKECFG (<u>Table 38</u>) register.

#### Chapter 3: LPC1102/04 System configuration

- 4. If an external pin is used for wake-up, enable and clear the wake-up pin in the start logic registers (Table 32 to Table 35), and enable the start logic interrupt in the NVIC.
- 5. In the SYSAHBCLKCTRL register (<u>Table 19</u>), disable all peripherals except counter/timer or WDT if needed.
- 6. Write a 1 to bit 4 and bit 5 of the GPIO0DIR register at location 0x5000 8000 and a 0 to bit 4 and bit 5 of the GPIO0DATA register at location 0x5000 3FFC. This ensures that not-bonded out pins are in a well-defined state.
- 7. Write one to the SLEEPDEEP bit in the ARM Cortex-M0 SCR register (Table 235).
- 8. Use the ARM WFI instruction.

#### 3.9.3.3 Wake-up from Deep-sleep mode

The microcontroller can wake up from Deep-sleep mode in the following ways:

- Signal on an external pin. For this purpose, pins PIO0\_0, PIO0\_1, PIO0\_6, PIO0\_8 to PIO0\_11, and PIO1\_0 can be enabled as inputs to the start logic. The start logic does not require any clocks and generates the interrupt if enabled in the NVIC to wake up from Deep-sleep mode.
- Input signal to the start logic created by a match event on one of the general purpose timer external match outputs. The pin holding the timer match function must be enabled as start logic input in the NVIC, the corresponding timer must be enabled in the SYSAHBCLKCTRL register, and the watchdog oscillator must be running in Deep-sleep mode (for details see Section 3.10.3).
- Reset from the BOD circuit. In this case, the BOD circuit must be enabled in the PDSLEEPCFG register, and the BOD reset must be enabled in the BODCTRL register (Table 29).
- Reset from the watchdog timer. In this case, the watchdog oscillator must be running in Deep-sleep mode (see PDSLEEPCFG register), and the WDT must be enabled in the SYSAHBCLKCTRL register.
- A reset signal from the external RESET pin.

**Remark:** If the watchdog oscillator is running in Deep-sleep mode, its frequency determines the wake-up time causing the wake-up time to be longer than waking up with the IRC.

### 3.10 Deep-sleep mode details

#### 3.10.1 IRC oscillator

The IRC is the only oscillator on the LPC1102/04 that can always shut down glitch-free. Therefore it is recommended that the user switches the clock source to IRC before the chip enters Deep-sleep mode.

#### 3.10.2 Start logic

The Deep-sleep mode is exited when the start logic indicates an interrupt to the ARM core. The port pins PIO0\_0, PIO0\_1, PIO0\_6, PIO0\_8 to PIO0\_11, and PIO1\_0 are connected to the start logic and serve as wake-up pins. The user must program the start

logic registers for each input to set the appropriate edge polarity for the corresponding wake-up event. Furthermore, the interrupts corresponding to each input must be enabled in the NVIC (see Section 3.5.27).

The start logic does not require a clock to run because it uses the input signals on the enabled pins to generate a clock edge when enabled. Therefore, the start logic signals should be cleared (see Table 34) before use.

The start logic can also be used in Active mode to provide a vectored interrupt using the input pins.

## 3.10.3 Using the general purpose counter/timers to create a self-wake-up event

If enabled in Deep-sleep mode through the SYSAHBCLKCFG register, the counter/timers can count clock cycles of the watchdog oscillator and create a match event when the number of cycles equals a preset match value. The match event causes the corresponding match output pin to go HIGH, LOW, or toggle. The state of the match output pin is also monitored by the start logic and can trigger a wake-up interrupt if that pin is enabled in the NVIC and the start logic trigger is configured accordingly in the start logic edge control register (see Table 32).


The following steps must be performed to configure the counter/timer and create a timed Deep-sleep self-wake-up event:

- 1. Configure the port pin as match output in the IOCONFIG block. Select from pins PIO0\_8 to PIO0\_11, which are inputs to the start logic and also hold a match output function.
- 2. In the corresponding counter/timer, set the match value, and configure the match output for the selected pin.
- 3. Select the watchdog oscillator to run in Deep-sleep mode in the PDSLEEPCFG register.
- 4. Switch the clock source to the watchdog oscillator in the MAINCLKSEL register (Table 16) and ensure the watchdog oscillator is powered in the PDRUNCFG register.
- 5. Enable the pin, configure its edge detect function, and reset the start logic in the start logic registers (Table 32 to Table 35), and enable the interrupt in the NVIC.
- 6. Disable all other peripherals in the SYSAHBCLKCTRL register.
- 7. Ensure that the DPDEN bit in the PCON register is set to zero (Table 45).
- 8. Write one to the SLEEPDEEP bit in the ARM Cortex-M0 SCR register (Table 235).
- 9. Start the counter/timer.
- 10. Use the ARM WFI instruction to enter Deep-sleep mode.

## 3.11 System PLL functional description

The LPC1102/04 uses the system PLL to create the clocks for the core and peripherals.

#### Chapter 3: LPC1102/04 System configuration



The block diagram of this PLL is shown in Figure 5. The input frequency range is 10 MHz to 25 MHz. The input clock is fed directly to the Phase-Frequency Detector (PFD). This block compares the phase and frequency of its inputs, and generates a control signal when phase and/ or frequency do not match. The loop filter filters these control signals and drives the current controlled oscillator (CCO), which generates the main clock and optionally two additional phases. The CCO frequency range is 156 MHz to 320 MHz.These clocks are either divided by 2×P by the programmable post divider to create the output clocks, or are sent directly to the outputs. The main output clock is then divided by M by the programmable feedback divider to generate the feedback clock. The output signal of the phase-frequency detector is also monitored by the lock detector, to signal when the PLL has locked on to the input clock.

**Remark:** The divider values for P and M must be selected so that the PLL output clock frequency FCLKOUT is lower than 100 MHz.

#### 3.11.1 Lock detector

The lock detector measures the phase difference between the rising edges of the input and feedback clocks. Only when this difference is smaller than the so called "lock criterion" for more than eight consecutive input clock periods, the lock output switches from low to high. A single too large phase difference immediately resets the counter and causes the lock signal to drop (if it was high). Requiring eight phase measurements in a row to be below a certain figure ensures that the lock detector will not indicate lock until both the phase and frequency of the input and feedback clocks are very well aligned. This effectively prevents false lock indications, and thus ensures a glitch free lock signal.

#### 3.11.2 Power-down control

To reduce the power consumption when the PLL clock is not needed, a Power-down mode has been incorporated. This mode is enabled by setting the SYSPLL\_PD bits to one in the Power-down configuration register (Table 39). In this mode, the internal current reference will be turned off, the oscillator and the phase-frequency detector will be

**User manual** 

stopped and the dividers will enter a reset state. While in Power-down mode, the lock output will be low to indicate that the PLL is not in lock. When the Power-down mode is terminated by setting the SYSPLL\_PD bits to zero, the PLL will resume its normal operation and will make the lock signal high once it has regained lock on the input clock.

### 3.11.3 Divider ratio programming

#### Post divider

The division ratio of the post divider is controlled by the PSEL bits. The division ratio is two times the value of P selected by PSEL bits as shown in <u>Table 8</u>. This guarantees an output clock with a 50% duty cycle.

#### Feedback divider

The feedback divider's division ratio is controlled by the MSEL bits. The division ratio between the PLL's output clock and the input clock is the decimal value on MSEL bits plus one, as specified in Table 8.

#### Changing the divider values

Changing the divider ratio while the PLL is running is not recommended. As there is no way to synchronize the change of the MSEL and PSEL values with the dividers, the risk exists that the counter will read in an undefined value, which could lead to unwanted spikes or drops in the frequency of the output clock. The recommended way of changing between divider settings is to power down the PLL, adjust the divider settings and then let the PLL start up again.

#### 3.11.4 Frequency selection

The PLL frequency equations use the following parameters (also see Figure 3):

Table 41.	PLL	frequency	parameters
-----------	-----	-----------	------------

Parameter	System PLL
FCLKIN	Frequency of sys_pllclkin (input clock to the system PLL) from the SYSPLLCLKSEL multiplexer (see Section 3.5.9).
FCCO	Frequency of the Current Controlled Oscillator (CCO); 156 to 320 MHz.
FCLKOUT	Frequency of sys_pllclkout
Ρ	System PLL post divider ratio; PSEL bits in SYSPLLCTRL (see Section 3.5.3).
Μ	System PLL feedback divider register; MSEL bits in SYSPLLCTRL (see Section 3.5.3).

#### 3.11.4.1 Normal mode

In normal mode the post divider is enabled, giving a 50% duty cycle clock with the following frequency relations:

(1)

$$FCLKOUT = M \times FCLKIN = (FCCO)/(2 \times P)$$

To select the appropriate values for M and P, it is recommended to follow these steps:

#### Chapter 3: LPC1102/04 System configuration

- 1. Specify the input clock frequency FCLKIN.
- Calculate M to obtain the desired output frequency FCLKOUT with M = FCLKOUT / FCLKIN.
- 3. Find a value so that FCCO =  $2 \times P \times FCLKOUT$ .
- 4. Verify that all frequencies and divider values conform to the limits specified in Table 8.
- 5. Ensure that FCLKOUT < 100 MHz.

<u>Table 42</u> shows how to configure the PLL for a 12 MHz crystal oscillator using the SYSPLLCTRL register (<u>Table 8</u>). The main clock is equivalent to the system clock if the system clock divider SYSAHBCLKDIV is set to one (see <u>Table 18</u>).

PLL input clock sys_pllclkin (FCLKIN)	Main clock (FCLKOUT)	MSEL bits Table 8	M divider value	PSEL bits Table 8	P divider value	FCCO frequency
12 MHz	48 MHz	00011	4	01	2	192 MHz
12 MHz	36 MHz	00010	3	10	4	288 MHz
12 MHz	24 MHz	00001	2	10	4	192 MHz

#### Table 42. PLL configuration examples

#### 3.11.4.2 Power-down mode

In this mode, the internal current reference will be turned off, the oscillator and the phase-frequency detector will be stopped and the dividers will enter a reset state. While in Power-down mode, the lock output will be low, to indicate that the PLL is not in lock. When the Power-down mode is terminated by setting the SYSPLL\_PD bit to zero in the Power-down configuration register (Table 39), the PLL will resume its normal operation and will make the lock signal HIGH once it has regained lock on the input clock.

## 3.12 Flash memory access

Depending on the system clock frequency, access to the flash memory can be configured with various access times by writing to the FLASHCFG register at address 0x4003 C010. This register is part of the flash configuration block (see Figure 2).

**Remark:** Improper setting of this register may result in incorrect operation of the LPC1102/04 flash memory.

#### Chapter 3: LPC1102/04 System configuration

Bit	Symbol	Value	Description	Reset value
1:0 FLASHTIM		Flash memory access time. FLASHTIM +1 is equal to the number of system clocks used for flash access.	10	
	0x0	1 system clock flash access time (for system clock frequencies of up to 20 MHz).		
	0x1	2 system clocks flash access time (for system clock frequencies of up to 40 MHz).		
	0x2	3 system clocks flash access time (for system clock frequencies of up to 50 MHz).		
		0x3	Reserved.	
31:2	-	-	Reserved. User software must not change the value of these bits. Bits 31:2 must be written back exactly as read.	<tbd></tbd>

#### Table 43. Flash configuration register (FLASHCFG, address 0x4003 C010) bit description

## **UM10429**

Chapter 4: LPC1102/04 PMU (Power Management Unit) Rev. 6 — 12 March 2013 User

User manual

## 4.1 Introduction

The PMU allows access to the power mode status.

## 4.2 Register description

Table 44.	Register overview: PMU (base address 0x4003 8000)
-----------	---

Name	Access	Address offset	Description	Reset value
PCON	R/W	0x000	Power control register	0x0

### 4.2.1 Power control register

The power control register provides the flags for active or Sleep/Deep-sleep modes.

Bit	Symbol	Value	Description	Reset value
0	-		Reserved. This bit must always be written as 0.	0x0
1	-		Reserved. This bit must always be written as 0.	0
7:2	-		Reserved. These bits must always be written as 0.	0x0
8	SLEEPFLAG		Sleep mode flag	0
		0	Read: No power-down mode entered. The part is in Active mode. Write: No effect.	
		1	Read: Sleep/Deep-sleep mode entered. Write: Writing a 1 clears the SLEEPFLAG bit to 0.	
11:9	-		Reserved. These bits must always be written as 0.	0x0
11	-		Reserved. This bit must always be written as 0.	0x0
31:12	-		Reserved. Do not write ones to this bit.	0x0

Table 45. Power control register (PCON, address 0x4003 8000) bit description

## **UM10429**

## Chapter 5: LPC1102/04 Power profiles

Rev. 6 — 12 March 2013


**User manual** 

## 5.1 Features


- Includes ROM-based application services
- Power Management services
- Clocking services

## **5.2 Description**

The API calls to the ROM are performed by executing functions which are pointed by a pointer within the ROM Driver Table. Figure 6 shows the pointer structure used to call the Power Profiles API.



#### Chapter 5: LPC1102/04 Power profiles



## **5.3 Definitions**

The following elements have to be defined in an application that uses the power profiles:

```
typedef struct _PWRD {
    void (*set_pll)(unsigned int cmd[], unsigned int resp[]);
    void (*set_power)(unsigned int cmd[], unsigned int resp[]);
} PWRD;
typedef struct _ROM {
    const PWRD * pWRD;
} ROM;
ROM ** rom = (ROM **) 0x1FFF1FF8;
unsigned int command[4], result[2];
```

## 5.4 Clocking routine

#### 5.4.1 set\_pll

This routine sets up the system PLL according to the calling arguments. If the expected clock can be obtained by simply dividing the system PLL input, set\_pll bypasses the PLL to lower system power consumption.

**Remark:** Before this routine is invoked, the PLL clock source (IRC/system oscillator) must be selected (<u>Table 14</u>), the main clock source must be set to the input clock to the system PLL (<u>Table 16</u>) and the system/AHB clock divider must be set to 1 (<u>Table 18</u>).

*set\_pll* attempts to find a PLL setup that matches the calling parameters. Once a combination of a feedback divider value (SYSPLLCTRL, M), a post divider ratio (SYSPLLCTRL, P) and the system/AHB clock divider (SYSAHBCLKDIV) is found, *set\_pll* applies the selected values and switches the main clock source selection to the system PLL clock out (if necessary).

The routine returns a result code that indicates if the system PLL was successfully set (PLL\_CMD\_SUCCESS) or not (in which case the result code identifies what went wrong). The current system frequency value is also returned. The application should use this information to adjust other clocks in the device (the SSP, UART, and WDT clocks, and/or clockout).

Table 40. Set_phi Toutine	Table	46.	set_	pll	routine
---------------------------	-------	-----	------	-----	---------

Routine	set_pll		
Input	Param0: system PLL input frequency (in kHz)		
	Param1: expected system clock (in kHz)		
	Param2: mode (CPU_FREQ_EQU, CPU_FREQ_LTE, CPU_FREQ_GTE, CPU_FREQ_APPROX)		
	Param3: system PLL lock time-out		
Result	<b>Result0:</b> PLL_CMD_SUCCESS   PLL_INVALID_FREQ   PLL_INVALID_MODE   PLL_FREQ_NOT_FOUND   PLL_NOT_LOCKED		
	Result1: system clock (in kHz)		

The following definitions are needed when making set\_pll power routine calls:

```
/* set pll mode options */
#define CPU FREQ EQU
                               0
                               1
#define CPU_FREQ_LTE
#define CPU FREQ GTE
                               2
#define CPU FREQ APPROX
                               3
/* set_pll result0 options */
#define PLL_CMD_SUCCESS
                               0
#define PLL INVALID FREQ
                               1
#define PLL INVALID MODE
                               2
#define PLL_FREQ_NOT_FOUND
                               3
#define
         PLL NOT LOCKED
                               4
```

For a simplified clock configuration scheme see <u>Figure 7</u>. For more details see <u>Figure 3</u>.

#### 5.4.1.1 Param0: system PLL input frequency and Param1: expected system clock

*set\_pll* looks for a setup in which the system PLL clock does not exceed 50 MHz. It easily finds a solution when the ratio between the expected system clock and the system PLL input frequency is an integer value, but it can also find solutions in other cases.

The system PLL input frequency (*Param0*) must be between 10000 to 25000 kHz (10 MHz to 25 MHz) inclusive. The expected system clock (*Param1*) must be between 1 and 50000 kHz inclusive. If either of these requirements is not met, *set\_pll* returns PLL\_INVALID\_FREQ and returns *Param0* as *Result1* since the PLL setting is unchanged.

#### 5.4.1.2 Param2: mode

The first priority of set\_pll is to find a setup that generates the system clock at exactly the rate specified in *Param1*. If it is unlikely that an exact match can be found, input parameter mode (*Param2*) should be used to specify if the actual system clock can be less than or equal, greater than or equal or approximately the value specified as the expected system clock (*Param1*).

A call specifying CPU\_FREQ\_EQU will only succeed if the PLL can output exactly the frequency requested in *Param1*.

All information provided in this document is subject to legal disclaimers.

CPU\_FREQ\_LTE can be used if the requested frequency should not be exceeded (such as overall current consumption and/or power budget reasons).

CPU\_FREQ\_GTE helps applications that need a minimum level of CPU processing capabilities.

CPU\_FREQ\_APPROX results in a system clock that is as close as possible to the requested value (it may be greater than or less than the requested value).

If an illegal mode is specified, *set\_pll* returns PLL\_INVALID\_MODE. If the expected system clock is out of the range supported by this routine, *set\_pll* returns PLL\_FREQ\_NOT\_FOUND. In these cases the current PLL setting is not changed and *Param0* is returned as *Result1*.

#### 5.4.1.3 Param3: system PLL lock time-out

It should take no more than 100  $\mu$ s for the system PLL to lock if a valid configuration is selected. If *Param3* is zero, *set\_pll* will wait indefinitely for the PLL to lock. A non-zero value indicates how many times the code will check for a successful PLL lock event before it returns PLL\_NOT\_LOCKED. In this case the PLL settings are unchanged and *Param0* is returned as *Result1*.

**Remark:** The time it takes the PLL to lock depends on the selected PLL input clock source (IRC/system oscillator) and its characteristics. The selected source can experience more or less jitter depending on the operating conditions such as power supply and/or ambient temperature. This is why it is suggested that when a good known clock source is used and a PLL\_NOT\_LOCKED response is received, the set\_pll routine should be invoked several times before declaring the selected PLL clock source invalid.

**Hint:** setting *Param3* equal to the system PLL frequency [Hz] divided by 10000 will provide more than enough PLL lock-polling cycles.

#### 5.4.1.4 Code examples

The following examples illustrate some of the features of set\_pll discussed above.

#### 5.4.1.4.1 Invalid frequency (device maximum clock rate exceeded)

```
command[0] = 12000;
command[1] = 60000;
command[2] = CPU_FREQ_EQU;
command[3] = 0;
(*rom)->pWRD->set_pll(command, result);
```

The above code specifies a 12 MHz PLL input clock and a system clock of exactly 60 MHz. The application was ready to infinitely wait for the PLL to lock. But the expected system clock of 60 MHz exceeds the maximum of 50 MHz. Therefore *set\_pll* returns PLL\_INVALID\_FREQ in *result[0]* and 12000 in *result[1]* without changing the PLL settings.

#### 5.4.1.4.2 Invalid frequency selection (system clock divider restrictions)

```
command[0] = 12000;
command[1] = 40;
command[2] = CPU_FREQ_LTE;
```

```
command[3] = 0;
(*rom)->pWRD->set_pll(command, result);
```

The above code specifies a 12 MHz PLL input clock, a system clock of no more than 40 kHz and no time-out while waiting for the PLL to lock. Since the maximum divider value for the system clock is 255 and running at 40 kHz would need a divide by value of 300, *set\_pll* returns PLL\_INVALID\_FREQ in *result[0]* and 12000 in *result[1]* without changing the PLL settings.

#### 5.4.1.4.3 Exact solution cannot be found (PLL)

```
command[0] = 12000;
command[1] = 25000;
command[2] = CPU_FREQ_EQU;
command[3] = 0;
(*rom)->pWRD->set_pll(command, result);
```

The above code specifies a 12 MHz PLL input clock and a system clock of exactly 25 MHz. The application was ready to infinitely wait for the PLL to lock. Since there is no valid PLL setup within earlier mentioned restrictions, *set\_pll* returns PLL\_FREQ\_NOT\_FOUND in *result[0]* and 12000 in *result[1]* without changing the PLL settings.

#### 5.4.1.4.4 System clock less than or equal to the expected value

```
command[0] = 12000;
command[1] = 25000;
command[2] = CPU_FREQ_LTE;
command[3] = 0;
(*rom)->pWRD->set_pll(command, result);
```

The above code specifies a 12 MHz PLL input clock, a system clock of no more than 25 MHz and no locking time-out. *set\_pll* returns PLL\_CMD\_SUCCESS in *result[0]* and 24000 in *result[1]*. The new system clock is 24 MHz.

#### 5.4.1.4.5 System clock greater than or equal to the expected value

```
command[0] = 12000;
command[1] = 25000;
command[2] = CPU_FREQ_GTE;
command[3] = 0;
(*rom)->pWRD->set pll(command, result);
```

The above code specifies a 12 MHz PLL input clock, a system clock of at least 25 MHz and no locking time-out. *set\_pll* returns PLL\_CMD\_SUCCESS in *result[0]* and 36000 in *result[1]*. The new system clock is 36 MHz.

#### 5.4.1.4.6 System clock approximately equal to the expected value

```
command[0] = 12000;
command[1] = 16500;
command[2] = CPU_FREQ_APPROX;
command[3] = 0;
(*rom)->pWRD->set_pll(command, result);
```

The above code specifies a 12 MHz PLL input clock, a system clock of approximately 16.5 MHz and no locking time-out. *set\_pll* returns PLL\_CMD\_SUCCESS in *result[0]* and 16000 in *result[1]*. The new system clock is 16 MHz.


## 5.5 Power routine

#### 5.5.1 set\_power

This routine configures the device's internal power control settings according to the calling arguments. The goal is to reduce active power consumption while maintaining the feature of interest to the application close to its optimum.

**Remark:** The set\_power routine was designed for systems employing the configuration of SYSAHBCLKDIV = 1 (System clock divider register, see <u>Table 18</u> and <u>Figure 7</u>). Using this routine in an application with the system clock divider not equal to 1 might not improve microcontroller's performance as much as in setups when the main clock and the system clock are running at the same rate.

*set\_power* returns a result code that reports whether the power setting was successfully changed or not.



#### Chapter 5: LPC1102/04 Power profiles

Table 47.	set_power routine
Routine	set_power
Input	Param0: main clock (in MHz)
	Param1: mode (PWR_DEFAULT, PWR_CPU_PERFORMANCE, PWR_ EFFICIENCY, PWR_LOW_CURRENT)
	Param2: system clock (in MHz)
Result	<b>Result0:</b> PWR_CMD_SUCCESS   PWR_INVALID_FREQ   PWR_INVALID_MODE

The following definitions are needed for set\_power routine calls:

```
/* set power mode options */
#define PWR DEFAULT
                              0
#define PWR_CPU_PERFORMANCE
                             1
#define PWR EFFICIENCY
                              2
#define PWR_LOW_CURRENT
                              3
/* set_power result0 options */
#define PWR_CMD_SUCCESS
                              0
#define PWR_INVALID_FREQ
                              1
#define PWR_INVALID_MODE
                              2
```

For a simplified clock configuration scheme see Figure 7. For more details see Figure 3.

#### 5.5.1.1 Param0: main clock

The main clock is the clock rate the microcontroller uses to source the system's and the peripherals' clock. It is configured by either a successful execution of the clocking routine call or a similar code provided by the user. This operand must be an integer between 1 to 50 MHz inclusive. If a value out of this range is supplied, *set\_power* returns PWR\_INVALID\_FREQ and does not change the power control system.

#### 5.5.1.2 Param1: mode

The input parameter mode (*Param1*) specifies one of four available power settings. If an illegal selection is provided, *set\_power* returns PWR\_INVALID\_MODE and does not change the power control system.

PWR\_DEFAULT keeps the device in a baseline power setting similar to its reset state.

PWR\_CPU\_PERFORMANCE configures the microcontroller so that it can provide more processing capability to the application. CPU performance is 30% better than the default option.

PWR\_EFFICIENCY setting was designed to find a balance between active current and the CPU's ability to execute code and process data. In this mode the device outperforms the default mode both in terms of providing higher CPU performance and lowering active current.

PWR\_LOW\_CURRENT is intended for those solutions that focus on lowering power consumption rather than CPU performance.

#### 5.5.1.3 Param2: system clock

The system clock is the clock rate at which the microcontroller core is running when set\_power is called. This parameter is an integer between from 1 and 50 MHz inclusive.

UM10429

#### 5.5.1.4 Code examples

The following examples illustrate some of the set\_power features discussed above.

#### 5.5.1.4.1 Invalid frequency (device maximum clock rate exceeded)

command[0] = 60; command[1] = PWR\_CPU\_PERFORMANCE; command[2] = 60; (\*rom)->pWRD->set\_power(command, result);

The above setup would be used in a system running at the main and system clock of 60 MHz, with a need for maximum CPU processing power. Since the specified 60 MHz clock is above the 50 MHz maximum, *set\_power* returns PWR\_INVALID\_FREQ in *result[0]* without changing anything in the existing power setup.

#### 5.5.1.4.2 An applicable power setup

```
command[0] = 24;
command[1] = PWR_CPU_EFFICIENCY;
command[2] = 24;
(*rom)->pWRD->set_power(command, result);
```

The above code specifies that an application is running at the main and system clock of 24 MHz with emphasis on efficiency. *set\_power* returns PWR\_CMD\_SUCCESS in *result[0]* after configuring the microcontroller's internal power control features.

## **UM10429**

## Chapter 6: LPC1102/04 Interrupt controller

Rev. 6 — 12 March 2013

**User manual** 

## 6.1 How to read this chapter

This chapter applies to the LPC1102 and LPC1104 parts.

## 6.2 Introduction

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M0. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

## 6.3 Features

- Nested Vectored Interrupt Controller that is an integral part of the ARM Cortex-M0
- Tightly coupled interrupt controller provides low interrupt latency
- · Controls system exceptions and peripheral interrupts
- The NVIC supports 32 vectored interrupts
- 4 programmable interrupt priority levels with hardware priority level masking
- Software interrupt generation

### 6.4 Interrupt sources

<u>Table 48</u> lists the interrupt sources for each peripheral function. Each peripheral device may have one or more interrupt lines to the Vectored Interrupt Controller. Each line may represent more than one interrupt source. There is no significance or priority about what line is connected where, except for certain standards from ARM.

See <u>Section 19.5.2</u> for the NVIC register bit descriptions.

Interrupts 0 to 12 are connected to a PIO input pin serving as wake-up pin from Deep-sleep mode; Interrupt 0 to 11 correspond to PIO0\_0 to PIO0\_11 and interrupt 12 corresponds to PIO1\_0; see <u>Section 3.5.27</u>.

Table 48. Connection of interrupt sources to the Vectored Interrupt Controller

Interrupt Number	Function	Flag(s)
0	start logic wake-up interrupt	start logic input PIO0_0.
7:1	-	Reserved
11:8	start logic wake-up interrupt	start logic input PIO0_11 to PIO0_8
12	start logic wake-up interrupt	start logic input PIO1_0
13	-	Reserved
14	-	Reserved

**User manual** 

© NXP B.V. 2013. All rights reserved.

#### Chapter 6: LPC1102/04 Interrupt controller

Table 48.	Connection of inte	Connection of interrupt sources to the Vectored Interrupt Controller				
Interrupt Number	Function	Flag(s)				
15	-	Reserved				
16	CT16B0	Match 0 - 2				
17	CT16B1	Match 0 - 1				
18	CT32B0	Match 0 - 3				
19	CT32B1	Match 0 - 3				
		Capture 0				
20	SPI/SSP0	Tx FIFO half empty				
		Rx FIFO half full				
		Rx Timeout				
		Rx Overrun				
21	UART	Rx Line Status (RLS)				
		Transmit Holding Register Empty (THRE)				
		Rx Data Available (RDA)				
		Character Time-out Indicator (CTI)				
		End of Auto-Baud (ABEO)				
		Auto-Baud Time-Out (ABTO)				
22	-	Reserved				
23	-	Reserved				
24	ADC	A/D Converter end of conversion				
25	WDT	Watchdog interrupt (WDINT)				
26	BOD	Brown-out detect				
27	-	Reserved				
28	-	Reserved				
29	-	Reserved				
30	PIO_1	GPIO interrupt status of port 1				
31	PIO_0	GPIO interrupt status of port 0				

#### Table 48. Connection of interrupt sources to the Vectored Interrupt Controller

## **UM10429**

# Chapter 7: LPC1102/04 I/O Configuration Rev. 6 — 12 March 2013

User manual

## 7.1 How to read this chapter

This chapter applies to parts LPC1102 and LPC1104.

The following registers are available on LPC1104 only:

- IOCON PIO0 1
- IOCON PIO0 6

## 7.2 Features


The I/O configuration registers control the electrical characteristics of the pads. The following features are programmable:

- pin function
- internal pull-up/pull-down resistor or bus keeper function
- hysteresis
- analog input or digital mode for pads hosting the ADC inputs

## 7.3 General description

The IOCON registers control the function (GPIO or peripheral function), the input mode, and the hysteresis of all PIOn m pins. If a pin is used as input pin for the ADC, an analog input mode can be selected.

**User manual** 



### 7.3.1 Pin function

The FUNC bits in the IOCON registers can be set to GPIO (FUNC = 000) or to a peripheral function. If the pins are GPIO pins, the GPIOnDIR registers determine whether the pin is configured as an input or output (see Section 9.3.2). For any peripheral function, the pin direction is controlled automatically depending on the pin's functionality. The GPIOnDIR registers have no effect for peripheral functions.

#### 7.3.2 Pin mode

The MODE bits in the IOCON register allow the selection of on-chip pull-up or pull-down resistors for each pin or select the repeater mode.

The possible on-chip resistor configurations are pull-up enabled, pull-down enabled, or no pull-up/pull-down. The default value is pull-up enabled.

All pins are pulled up to 3.3 V (VDD = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.

The repeater mode enables the pull-up resistor if the pin is at a logic HIGH and enables the pull-down resistor if the pin is at a logic LOW. This causes the pin to retain its last known state if it is configured as an input and is not driven externally. Repeater mode may typically be used to prevent a pin from floating (and potentially using significant power if it floats to an indeterminate state) if it is temporarily not driven.

#### 7.3.3 Hysteresis

The input buffer for digital functions can be configured with hysteresis or as plain buffer through the IOCON registers (see the *LPC1102/04 data sheet* for details).

If the external pad supply voltage  $V_{DD}$  is between 2.5 V and 3.6 V, the hysteresis buffer can be enabled or disabled. If  $V_{DD}$  is below 2.5 V, the hysteresis buffer must be **disabled** to use the pin in input mode.

#### 7.3.4 A/D-mode

In A/D-mode, the digital receiver is disconnected to obtain an accurate input voltage for analog-to-digital conversions. This mode can be selected in those IOCON registers that control pins with an analog function. If A/D mode is selected, Hysteresis and Pin mode settings have no effect.

For pins without analog functions, the A/D-mode setting has no effect.

#### 7.3.5 Open-drain Mode

When output is selected, either by selecting a special function in the FUNC field, or by selecting GPIO function for a pin having a 1 in its GPIODIR register, a 1 in the OD bit selects open-drain operation, that is, a 1 disables the high-drive transistor.

### 7.4 Register description

The I/O configuration registers control the PIO port pins, the inputs and outputs of all peripherals and functional blocks and the ADC input pins.

Each port pin PIOn\_m has one IOCON register assigned to control the pin's function and electrical characteristics.

Table 49.	Register	overview:	I/O	configuration	(base	address	0x4004	4000)
-----------	----------	-----------	-----	---------------	-------	---------	--------	-------

Name	Access	Address offset	Description	Reset value	Reference
-	-	0x000 - 0x008	Reserved	-	-
IOCON_RESET_PIO0_0	R/W	0x00C	I/O configuration for pin RESET/PIO0_0	0xD0	Table 51
IOCON_PIO0_1	R/W	0x010	I/O configuration for pin PIO0_1/CLKOUT/CT32B0_MAT2	0xD0	Table 52
-	-	0x014 - 0x058	Reserved	-	-
IOCON_PIO0_6	R/W	0x04C	I/O configuration for pin PIO0_6/SCK0	0xD0	Table 53
-	-	0x050 - 0x05C	Reserved	-	-

Name	Access	Address offset	Description	Reset value	Reference
IOCON_PIO0_8	R/W	0x060	I/O configuration for pin PIO0_8/MISO0/CT16B0_MAT0	0xD0	Table 54
IOCON_PIO0_9	R/W	0x064	I/O configuration for pin PIO0_9/MOSI0/CT16B0_MAT1	0xD0	Table 55
IOCON_SWCLK_PIO0_10	R/W	0x068	Reserved	-	Table 56
-	-	0x06C - 0x070	Reserved	-	-
IOCON_R_PIO0_11	R/W	0x074	I/O configuration for pin R/PIO0_11/AD0/CT32B0_MAT3	0xD0	Table 57
IOCON_R_PIO1_0	R/W	0x078	I/O configuration for pin R/PIO1_0/AD1/CT32B1_CAP0	0xD0	Table 58
IOCON_R_PIO1_1	R/W	0x07C	I/O configuration for pin R/PIO1_1/AD2/CT32B1_MAT0	0xD0	Table 59
IOCON_R_PIO1_2	R/W	0x080	I/O configuration for pin R/PIO1_2/AD3/CT32B1_MAT1	0xD0	Table 60
-	-	0x084 - 0x08C	Reserved	-	-
IOCON_SWDIO_PIO1_3	R/W	0x090	I/O configuration for pin SWDIO/PIO1_3/AD4/CT32B1_MAT2	0xD0	Table 61
-	-	0x094 - 0x0A0	Reserved	-	-
IOCON_PIO1_6	R/W	0x0A4	I/O configuration for pin PIO1_6/RXD/CT32B0_MAT0	0xD0	Table 62
IOCON_PIO1_7	R/W	0x0A8	I/O configuration for pin PIO1_7/TXD/CT32B0_MAT1	0xD0	Table 63
-	-	0x0AC	Reserved	-	-
IOCON_SCK_LOC	R/W	0x0B0	SCK pin location select register	0x00	Table 64

#### Table 49. Register overview: I/O configuration (base address 0x4004 4000)

#### Table 50. I/O configuration registers ordered by port number

Port pin	Register name	Reference
PIO0_0	IOCON_RESET_PIO0_0	Table 51
PIO0_1	IOCON_PIO0_1	Table 52
PIO0_6	IOCON_PIO0_6	Table 53
PIO0_8	IOCON_PIO0_8	Table 54
PIO0_9	IOCON_PIO0_9	Table 55
PIO0_10	IOCON_SWCLK_PIO0_10	Table 56
PIO0_11	IOCON_R_PIO0_11	Table 57
PIO1_0	IOCON_R_PIO1_0	Table 58
PIO1_1	IOCON_R_PIO1_1	Table 59
PIO1_2	IOCON_R_PIO1_2	Table 60

Port pin	Register name	Reference
PIO1_3	IOCON_SWDIO_PIO1_3	Table 61
PIO1_6	IOCON_PIO1_6	Table 62
PIO1_7	IOCON_PIO1_7	Table 63

#### Table 50. I/O configuration registers ordered by port number

### 7.4.1 IOCON\_PIO\_RESET\_PIO0\_0

## Table 51. IOCON\_RESET\_PIO0\_0 register (IOCON\_RESET\_PIO0\_0, address 0x4004 400C) bit description

Bit	Symbol	Value	Description	Reset value					
2:0	2:0 FUNC		Selects pin function. All other values are reserved.						
		0x0	Selects function RESET.						
		0x1	Selects function PIO0_0.						
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10					
		0x0 Inactive (no pull-down/pull-u	Inactive (no pull-down/pull-up resistor enabled).						
						0x1	0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.						
		0x3	Repeater mode.						
5	HYS	HYS		Hysteresis.	0				
		0	Disable.						
		1	Enable.						
9:6	-	-	Reserved	0011					
10	OD		Selects pseudo open-drain mode.	0					
		0 Sta	Standard GPIO output						
		1	Open-drain output						
31:11	-	-	Reserved	-					

## 7.4.2 IOCON\_PIO0\_1

#### Table 52. IOCON\_PIO0\_1 register (IOCON\_PIO0\_1, address 0x4004 4010) bit description

Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function PIO0_1.	
		0x1	Selects function CLKOUT.	
		0x2	Selects function CT32B0_MAT2.	

Bit	Symbol	Value	Description	Reset value					
4:3 MODE	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10					
		0x0	Inactive (no pull-down/pull-up resistor enabled).						
		0x1	Pull-down resistor enabled.						
		0x2	Pull-up resistor enabled.						
		0x3	Repeater mode.						
5	HYS 0 1		Hysteresis.	0					
		0	Disable.						
		1	Enable.						
9:6	-	-	Reserved	0011					
10	OD	OD	OD	OD	OD	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output						
		1	Open-drain output						
31:11	-	-	Reserved	-					

#### Table 52. IOCON\_PIO0\_1 register (IOCON\_PIO0\_1, address 0x4004 4010) bit description

### 7.4.3 IOCON\_PIO0\_6

#### Table 53. IOCON\_PIO0\_6 register (IOCON\_PIO0\_6, address 0x4004 404C) bit description

Bit	Symbol	Value	Description	Reset value				
2:0	FUNC		Selects pin function. All other values are reserved.	000				
		0x0	Selects function PIO0_6.					
		0x1	Reserved.					
		0x2	Selects function SCK0 (only if pin PIO0_6/SCK0 selected in Table 64).					
4:3	4:3 MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10				
		0x0	Inactive (no pull-down/pull-up resistor enabled).					
		0x1	Pull-down resistor enabled.					
							0x2	Pull-up resistor enabled.
		0x3	Repeater mode.					
5	HYS		Hysteresis.	0				
		0	Disable.					
		1	Enable.					
9:6	-	-	Reserved	0011				
10	OD		Selects pseudo open-drain mode.	0				
		0	Standard GPIO output					
		1	Open-drain output					
31:11	-	-	Reserved	-				

### 7.4.4 IOCON\_PIO0\_8

#### Table 54. IOCON\_PIO0\_8 register (IOCON\_PIO0\_8, address 0x4004 4060) bit description

Bit	Symbol	Value	Description	Rese value
2:0 FUNC	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function PIO0_8.	
		0x1	Selects function MISO0.	
		0x2	Selects function CT16B0_MAT0.	
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
9:6	-	-	Reserved	0011
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

## 7.4.5 IOCON\_PIO0\_9

Table 55. IOCON\_PIO0\_9 register (IOCON\_PIO0\_9, address 0x4004 4064) bit description

Bit	Symbol	Value	Description	Rese <sup>r</sup> value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function PIO0_9.	
		0x1	Selects function MOSI0.	
		0x2	Selects function CT16B0_MAT1.	
4:3 MODE	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
9:6	-	-	Reserved	0011

#### Table 55. IOCON\_PIO0\_9 register (IOCON\_PIO0\_9, address 0x4004 4064) bit description

Bit	Symbol	Value	Description	Reset value
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

### 7.4.6 IOCON\_SWCLK\_PIO0\_10

## Table 56. IOCON\_SWCLK\_PIO0\_10 register (IOCON\_SWCLK\_PIO0\_10, address 0x4004 4068) bit description

Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function SWCLK.	
		0x1	Selects function PIO0_10.	
		0x2	Selects function SCK0 (only if pin	
			SWCLK/PIO0_10/SCK0/CT16B0_MAT2 selected in Table 64).	
		0x3	Selects function CT16B0_MAT2.	
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
9:6	-	-	Reserved	0011
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

User manual

### 7.4.7 IOCON\_R\_PIO0\_11

## Table 57. IOCON\_R\_PIO0\_11 register (IOCON\_R\_PIO0\_11, address 0x4004 4074) bit description

	descri	ption		
Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function R. This function is reserved. Select one of the alternate functions below.	
		0x1	Selects function PIO0_11.	
		0x2	Selects function AD0.	
		0x3	Selects function CT32B0_MAT3.	
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
6	-	-	Reserved	1
7	ADMODE		Selects Analog/Digital mode	1
		0	Analog input mode	
		1	Digital functional mode	
9:8	-	-	Reserved	00
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

### 7.4.8 IOCON\_R\_PIO1\_0

## Table 58. IOCON\_R\_PIO1\_0 register (IOCON\_R\_PIO1\_0, address 0x4004 4078) bit description

Bit	Symbol	Value	Description	Reset value
2:0 Fl	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function R. This function is reserved. Select one of the alternate functions below.	
		0x1	Selects function PIO1_0.	
		0x2	Selects function AD1.	
		0x3	Selects function CT32B1_CAP0.	

	ueschi	ption		
Bit	Symbol	Value	Description	Reset value
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
6	-	-	Reserved	1
7	ADMODE		Selects Analog/Digital mode	1
		0	Analog input mode	
		1	Digital functional mode	
9:8	-	-	Reserved	00
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

## Table 58. IOCON\_R\_PIO1\_0 register (IOCON\_R\_PIO1\_0, address 0x4004 4078) bit description

### 7.4.9 IOCON\_R\_PIO1\_1

## Table 59. IOCON\_R\_PIO1\_1 register (IOCON\_R\_PIO1\_1, address 0x4004 407C) bit description

	40001	-puon		
Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function R. This function is reserved. Select one of the alternate functions below.	
		0x1	Selects function PIO1_1.	
		0x2	Selects function AD2.	
		0x3	Selects function CT32B1_MAT0.	
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
6	-	-	Reserved	1

Table 59.	IOCON_R_PIO1_1 register (IOCON_R_PIO1_1, address 0x4004 407C) bit
	description continued

Bit	Symbol	Value	Description	Reset value
7	ADMODE		Selects Analog/Digital mode	1
		0	Analog input mode	
		1	Digital functional mode	
9:8	-	-	Reserved	00
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

### 7.4.10 IOCON\_R\_PIO1\_2

## Table 60. IOCON\_R\_PIO1\_2 register (IOCON\_R\_PIO1\_2, address 0x4004 4080) bit description

Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function R. This function is reserved. Select one of the alternate functions below.	
		0x1	Selects function PIO1_2.	
		0x2	Selects function AD3.	
		0x3	Selects function CT32B1_MAT1.	
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
6	-	-	Reserved	1
7	ADMODE		Selects Analog/Digital mode	1
		0 Analog input mode	Analog input mode	
		1	Digital functional mode	
9:8	-	-	Reserved	00
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

## 7.4.11 IOCON\_SWDIO\_PIO1\_3

## Table 61. IOCON\_SWDIO\_PIO1\_3 register (IOCON\_SWDIO\_PIO1\_3, address 0x4004 4090) bit description

	bit des	cription	•	
Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function SWDIO.	
		0x1	Selects function PIO1_3.	
		0x2	Selects function AD4.	
		0x3	Selects function CT32B1_MAT2.	
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
6	-	-	Reserved	1
7	ADMODE		Selects Analog/Digital mode	1
		0	Analog input mode	
		1	Digital functional mode	
9:8	-	-	Reserved	00
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

## 7.4.12 IOCON\_PIO1\_6

#### Table 62. IOCON\_PIO1\_6 register (IOCON\_PIO1\_6, address 0x4004 40A4) bit description

Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function PIO1_6.	
		0x1	Selects function RXD.	
		0x2	Selects function CT32B0_MAT0.	
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	

User manual

All information provided in this document is subject to legal disclaimers.

#### Table 62. IOCON\_PIO1\_6 register (IOCON\_PIO1\_6, address 0x4004 40A4) bit description

Bit	Symbol	Value	Description	Reset value								
5	HYS		Hysteresis.	0								
		0	Disable.									
		1	Enable.									
9:6	-	-	Reserved	0011								
10	OD	OD	OD	OD	OD	OD	OD	OD	OD		Selects pseudo open-drain mode.	0
			0	Standard GPIO output								
		1	Open-drain output									
31:11	-	-	Reserved	-								

## 7.4.13 IOCON\_PIO1\_7

#### Table 63. IOCON\_PIO1\_7 register (IOCON\_PIO1\_7, address 0x4004 40A8) bit description

Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function. All other values are reserved.	000
		0x0	Selects function PIO1_7.	
		0x1	Selects function TXD.	
		0x2	Selects function CT32B0_MAT1.	
4:3 N	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	10
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	0
		0	Disable.	
		1	Enable.	
9:6	-	-	Reserved	0011
10	OD		Selects pseudo open-drain mode.	0
		0	Standard GPIO output	
		1	Open-drain output	
31:11	-	-	Reserved	-

## 7.4.14 IOCON\_SCK\_LOC

## Table 64. IOCON SCK location register (IOCON\_SCK\_LOC, address 0x4004 40B0) bit description

	accon	phon		
Bit	Symbol	Value	Description	Reset value
1:0	SCKLOC		Selects pin location for SCK0 function.	00
		0x0	Selects SCK0 function in pin location SWCLK/PIO0_10/SCK0/CT16B0_MAT2 (see <u>Table 56</u> ).	
		0x1	Reserved.	
		0x2	Selects SCK0 function in pin location PIO0_6/SCK0 (see <u>Table 53</u> ).	
		0x3	Reserved.	
31:2	-	-	Reserved.	-

User manual

## UM10429

## Chapter 8: LPC1102/04 Pin configuration


Rev. 6 — 12 March 2013

User manual

## 8.1 How to read this chapter

The LPC1102 and LPC1104 are available in a WLCSP16 package.

## 8.2 Pin configuration



#### Table 65. Pin description table

Symbol	LPC1102	LPC1104	Start logic input	Туре	Reset state <sup>[1]</sup>	Description
RESET/PIO0_0	C1 <sup>[2]</sup>	B2 <sup>[2]</sup>	yes	I	I; PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW -going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
				I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2	-	C1 <sup>[3]</sup>	yes	I/O	I; PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_6/SCK0	-	A1[3]	yes	I/O	I;PU	<b>PIO0_6</b> — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
PIO0_8/MISO/	A2 <sup>[3]</sup>	A3 <sup>[3]</sup>	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.

#### Chapter 8: LPC1102/04 Pin configuration

Table 65. Pin descri	•					
Symbol	LPC1102	LPC1104	Start logic input	Туре	Reset state <sup>[1]</sup>	Description
PIO0_9/MOSI/	A3 <mark>3</mark>	A4 <mark>[3]</mark>	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWCLK/	A4 <mark>[3]</mark>	A2 <mark>3]</mark>	yes	I	I; PU	SWCLK — Serial wire clock.
PIO0_10/ SCK0/CT16B0_MAT2				I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/	B4 <mark>[4]</mark>	B4 <mark>[4]</mark>	yes	-	I; PU	R — Reserved.
AD0/CT32B0_MAT3				I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
				I	-	AD0 — A/D converter, input 0.
				I	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
R/PIO1_0/	B3 <u>[4]</u>	B3 <mark>[4]</mark>	yes	-	I; PU	R — Reserved.
AD1/CT32B1_CAP0				I/O	-	PIO1_0 — General purpose digital input/output pin.
				I	-	AD1 — A/D converter, input 1.
				I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/	C4[4]	C4[4]	no	-	I; PU	R — Reserved.
AD2/CT32B1_MAT0				I/O	-	PIO1_1 — General purpose digital input/output pin.
				I	-	AD2 — A/D converter, input 2.
				0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R/PIO1_2/	C3 <sup>[4]</sup>	C3[4]	no	-	I; PU	R — Reserved.
AD3/CT32B1_MAT1				I/O	-	PIO1_2 — General purpose digital input/output pin.
				I	-	AD3 — A/D converter, input 3.
				0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/AD4/	D4 <sup>[4]</sup>	D4 <mark>4</mark>	no	I/O	I; PU	SWDIO — Serial wire debug input/output.
CT32B1_MAT2				I/O	-	PIO1_3 — General purpose digital input/output pin.
				I	-	AD4 — A/D converter, input 4.
				0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_6/RXD/	C2 <sup>[3]</sup>	C2[3]	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.
CT32B0_MAT0				I	-	<b>RXD</b> — Receiver input for UART.
				0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/	D1[ <u>3]</u>	D1 <mark>3</mark>	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1				0	-	<b>TXD</b> — Transmitter output for UART.
				0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.

#### Table 65. Pin description table ... continued

User manual

#### Chapter 8: LPC1102/04 Pin configuration

			-	_		
Symbol	LPC1102	LPC1104	Start logic input	Туре	Reset state <sup>[1]</sup>	Description
V <sub>DD</sub>	D2; A1	D2	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	B2 <sup>[5]</sup>	B1 <u>5</u>	-	I	-	External clock input and input to internal clock generator circuits. Input voltage must not exceed 1.8 V.
V <sub>SS</sub>	D3; B1	D3	-	I	-	Ground.

#### Table 65. Pin description table ...continued

[1] Pin state at reset for default function: I = Input; PU = internal pull-up enabled (pins pulled up to full  $V_{DD}$  level ( $V_{DD}$  = 3.3 V)).

[2] 5 V tolerant pad.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 9).

[4] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 9).

[5] When the external clock is not used, connect XTALIN as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise).

## **UM10429**

# Chapter 9: LPC1102/04 General Purpose I/O (GPIO) Rev. 6 — 12 March 2013

User manual

## 9.1 How to read this chapter

See Table 66 for available GPIO pins:

Table 66.	GPIO configuration								
Part	Package	GPIO port 0	GPIO port 1	GPIO port 2	GPIO port 3	Total GPIO pins			
LPC1102	WLCSP16	PIO0_0; PIO0_8 to PIO0_11	PIO1_0 to PIO1_3; PIO1_6 to PIO1_7	-	-	11			
LPC1104	WLCSP16	PIO0_0; PIO0_1; PIO0_6; PIO0_8 to PIO0_11	PIO1_0 to PIO1_3; PIO1_6 to PIO1_7	-	-	13			

Register bits corresponding to PIOn\_m pins which are not available are reserved.

## 9.2 Introduction

#### 9.2.1 Features

- GPIO pins can be configured as input or output by software.
- Each individual port pin can serve as an edge or level-sensitive interrupt request.
- Interrupts can be configured on single falling or rising edges and on both edges.
- Level-sensitive interrupt pins can be HIGH or LOW-active.
- All GPIO pins are inputs by default.
- Reading and writing of data registers are masked by address bits 13:2.

## 9.3 Register description

Each GPIO register can be up to 12 bits wide and can be read or written using word or half-word operations at word addresses.

Remark: To minimize power consumption in the low power modes, write a 1 to bit 4 and bit 5 of the GPIO0DIR register at location 0x5000 8000 and a 0 to bit 4 and bit 5 of the GPIO0DATA register at location 0x5000 3FFC. This ensures that not-bonded out pins are in a well-defined state.

Name	Access	Address offset	Description	Reset value
GPIOnDATA	R/W	0x0000 to 0x3FF8	00 to 0x3FF8 Port n data address masking register locations for pins PIOn_0 to PIOn_11 (see <u>Section 9.4.1</u> ).	
GPIOnDATA	R/W	0x3FFC	Port n data register for pins PIOn_0 to PIOn_11	n/a
-	-	0x4000 to 0x7FFC	reserved	-
GPIOnDIR	R/W	0x8000	Data direction register for port n	0x00
UM10429	Al	Il information provided in this document i	s subject to legal disclaimers. © NXP B.V. 2	013. All rights reserve
User manual		Rev. 6 — 12 Ma	rch 2013	71 of 27

Table 67.	Register overview: GPIC	(base address port 0: 0x5000	0000; port 1: 0x5001 0000)
-----------	-------------------------	------------------------------	----------------------------

#### Chapter 9: LPC1102/04 General Purpose I/O (GPIO)

Name	Access	Address offset	Description	Reset value
GPIOnIS	R/W	0x8004	Interrupt sense register for port n	0x00
GPIOnIBE	R/W	0x8008	Interrupt both edges register for port n	0x00
GPIOnIEV	R/W	0x800C	Interrupt event register for port n	0x00
GPIOnIE	R/W	0x8010	Interrupt mask register for port n	0x00
GPIOnRIS	R	0x8014	Raw interrupt status register for port n	0x00
GPIOnMIS	R	0x8018	Masked interrupt status register for port n	0x00
GPIOnIC	W	0x801C	Interrupt clear register for port n	0x00
-	-	0x8020 - 0xFFFF	reserved	0x00

#### Table 67. Register overview: GPIO (base address port 0: 0x5000 0000; port 1: 0x5001 0000)

#### 9.3.1 GPIO data register

The GPIOnDATA register holds the current logic state of the pin (HIGH or LOW), independently of whether the pin is configured as an GPIO input or output or as another digital function. If the pin is configured as GPIO output, the current value of the GPIOnDATA register is driven to the pin.

## Table 68. GPIOnDATA register (GPIO0DATA, address 0x5000 3FFC; GPIO1DATA, address 0x5001 3FFC) bit description

Bit	Symbol	Description	Reset value	Access
11:0	DATA	Logic levels for pins PIOn_0 to PIOn_11. HIGH = 1, LOW = 0.	n/a	R/W
31:12	-	Reserved	-	-

A read of the GPIOnDATA register always returns the current logic level (state) of the pin independently of its configuration. Because there is a single data register for both the value of the output driver and the state of the pin's input, write operations have different effects depending on the pin's configuration:

- If a pin is configured as GPIO input, a write to the GPIOnDATA register has no effect on the pin level. A read returns the current state of the pin.
- If a pin is configured as GPIO output, the current value of GPIOnDATA register is driven to the pin. This value can be a result of writing to the GPIOnDATA register, or it can reflect the previous state of the pin if the pin is switched to GPIO output from GPIO input or another digital function. A read returns the current state of the output latch.
- If a pin is configured as another digital function (input or output), a write to the GPIOnDATA register has no effect on the pin level. A read returns the current state of the pin even if it is configured as an output. This means that by reading the GPIOnDATA register, the digital output or input value of a function other than GPIO on that pin can be observed.

The following rules apply when the pins are switched from input to output:

- Pin is configured as input with a HIGH level applied:
  - Change pin to output: pin drives HIGH level.
- Pin is configured as input with a LOW level applied:

All information provided in this document is subject to legal disclaimers.

- Chapter 9: LPC1102/04 General Purpose I/O (GPIO)
- Change pin to output: pin drives LOW level.

The rules show that the pins mirror the current logic level. Therefore floating pins may drive an unpredictable level when switched from input to output.

## 9.3.2 GPIO data direction register

# Table 69. GPIOnDIR register (GPIO0DIR, address 0x5000 8000 to GPIO1DIR, address 0x5001 8000) bit description

Bit	Symbol	Description	Reset value	Access
11:0	IO	Selects pin x as input or output (x = 0 to 11). 0 = Pin PIOn_x is configured as input. 1 = Pin PIOn_x is configured as output.	0x00	R/W
31:12	-	Reserved	-	-

## 9.3.3 GPIO interrupt sense register

# Table 70. GPIONIS register (GPIO0IS, address 0x5000 8004 to GPIO1IS, address 0x5001 8004) bit description

Bit	Symbol	Description	Reset value	Access
11:0	ISENSE	Selects interrupt on pin x as level or edge sensitive (x = 0 to 11). 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.	0x00	R/W
31:12	-	Reserved	-	-

### 9.3.4 GPIO interrupt both edges sense register

# Table 71. GPIOnIBE register (GPIO0IBE, address 0x5000 8008 to GPIO1IBE, address 0x5001 8008) bit description

Bit	Symbol	Description	Reset value	Access
11:0	IBE	Selects interrupt on pin x to be triggered on both edges (x = 0 to 11). 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV. 1 = Both edges on pin PIOn_x trigger an interrupt.	0x00	R/W
31:12	-	Reserved	-	-

UM10429

## 9.3.5 GPIO interrupt event register

# Table 72. GPIOnIEV register (GPIO0IEV, address 0x5000 800C to GPIO1IEV, address 0x5001 800C) bit description

Bit	Symbol	Description	Reset value	Access
11:0	IEV	Selects interrupt on pin x to be triggered rising or falling edges (x = 0 to 11). 0 = Depending on setting in register GPIOnIS (see <u>Table 70</u> ), falling edges or LOW level on pin PIOn_x trigger an interrupt. 1 = Depending on setting in register GPIOnIS (see <u>Table 70</u> ), rising edges or HIGH level on pin PIOn_x trigger an interrupt.	0x00	R/W
31:12	-	Reserved	-	-

## 9.3.6 GPIO interrupt mask register

Bits set to HIGH in the GPIOnIE register allow the corresponding pins to trigger their individual interrupts and the combined GPIOnINTR line. Clearing a bit disables interrupt triggering on that pin.

# Table 73.GPIOnIE register (GPIO0IE, address 0x5000 8010 to GPIO1IE, address 0x5001<br/>8010) bit description

Bit	Symbol	Description	Reset value	Access
11:0	MASK	Selects interrupt on pin x to be masked (x = 0 to 11). 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.	0x00	R/W
31:12	-	Reserved	-	-

## 9.3.7 GPIO raw interrupt status register

Bits read HIGH in the GPIOnIRS register reflect the raw (prior to masking) interrupt status of the corresponding pins indicating that all the requirements have been met before they are allowed to trigger the GPIOIE. Bits read as zero indicate that the corresponding input pins have not initiated an interrupt. The register is read-only.

# Table 74.GPIOnIRS register (GPIO0RIS, address 0x5000 8014 to GPIO1IRS, address 0x5001<br/>8014) bit description

Bit	Symbol	Description	Reset value	Access
11:0	RAWST	Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.	0x00	R
31:12	-	Reserved	-	-

## 9.3.8 GPIO masked interrupt status register

Bits read HIGH in the GPIOnMIS register reflect the status of the input lines triggering an interrupt. Bits read as LOW indicate that either no interrupt on the corresponding input pins has been generated or that the interrupt is masked. GPIOMIS is the state of the interrupt after masking. The register is read-only.

	0x500	01 8018) bit description		
Bit	Symbol	Description	Reset value	Access
11:0	MASK	Selects interrupt on pin x to be masked (x = 0 to 11). 0 = No interrupt or interrupt masked on pin PIOn_x. 1 = Interrupt on PIOn_x.	0x00	R
31:12	-	Reserved	-	-

# Table 75. GPIOnMIS register (GPIO0MIS, address 0x5000 8018 to GPIO1MIS, address

## 9.3.9 GPIO interrupt clear register

This register allows software to clear edge detection for port bits that are identified as edge-sensitive in the Interrupt Sense register. This register has no effect on port bits identified as level-sensitive.

#### Table 76. GPIOnIC register (GPIO0IC, address 0x5000 801C to GPIO1IC, address 0x5001 801C) bit description

Bit	Symbol	Description	Reset value	Access
11:0	CLR	Selects interrupt on pin x to be cleared ( $x = 0$ to 11). Clears the interrupt edge detection logic. This register is write-only.		W
		<ul> <li>Remark: The synchronizer between the GPIO and the NVIC blocks causes a delay of 2 clocks. It is recommended to add two NOPs after the clear of the interrupt edge detection logic before the exit of the interrupt service routine.</li> <li>0 = No effect.</li> <li>1 = Clears edge detection logic for pin PIOn_x.</li> </ul>		
31:12	-	Reserved	-	-

# 9.4 Functional description


### 9.4.1 Write/read data operation

In order for software to be able to set GPIO bits without affecting any other pins in a single write operation, bits [13:2] of a 14-bit wide address bus are used to create a 12-bit wide mask for write and read operations on the 12 GPIO pins for each port. Only GPIOnDATA bits masked by 1 are affected by read and write operations. The masked GPIOnDATA register can be located anywhere between address offsets 0x0000 to 0x3FFC in the GPIOn address space. Reading and writing to the GPIOnDATA register at address 0x3FFC sets all masking bits to 1.

#### Write operation

If the address bit (i+2) associated with the GPIO port bit i (i = 0 to 11) to be written is HIGH, the value of the GPIODATA register bit i is updated. If the address bit (i+2) is LOW, the corresponding GPIODATA register bit i is left unchanged.


#### Chapter 9: LPC1102/04 General Purpose I/O (GPIO)



UM10429

#### **Read operation**

If the address bit associated with the GPIO data bit is HIGH, the value is read. If the address bit is LOW, the GPIO data bit is read as 0. Reading a port DATA register yields the state of port pins 11:0 ANDed with address bits 13:2.



Chapter 10: LPC1102/04 Universal Asynchronous Transmitter (UART)

Rev. 6 — 12 March 2013

**User manual** 

# 10.1 How to read this chapter

The UART block is implemented on the LPC1101 without modem control.

# **10.2 Basic configuration**

The UART is configured using the following registers:

- 1. Pins: The UART pins must be configured in the IOCONFIG register block.
- 2. Power: In the SYSAHBCLKCTRL register, set bit 12 (Table 19).
- Peripheral clock: Enable the UART peripheral clock by writing to the UARTCLKDIV register (<u>Table 21</u>).

# **10.3 Features**

- 16-byte receive and transmit FIFOs.
- Register locations conform to '550 industry standard.
- Receiver FIFO trigger points at 1, 4, 8, and 14 bytes.
- Built-in baud rate generator.
- UART allows for implementation of either software or hardware flow control.
- RS-485/EIA-485 9-bit mode support with output enable.

# **10.4 Pin description**

Table 77.	UART	pin description
Pin	Туре	Description
RXD	Input	Serial Input. Serial receive data.
TXD	Output	Serial Output. Serial transmit data.

# **10.5 Register description**

The UART contains registers organized as shown in <u>Table 78</u>. The Divisor Latch Access Bit (DLAB) is contained in U0LCR[7] and enables access to the Divisor Latches.

Name	A	ccess	Address offset	Description	Reset value
U0RBR	R	0	0x000	Receiver Buffer Register. Contains the next received character to be read. (DLAB=0)	NA
U0THR	W	10	0x000	Transmit Holding Register. The next character to be transmitted is written here. (DLAB=0)	NA
U0DLL	R	/W	0x000	Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1)	0x01
UODLM	R	/W	0x004	Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1)	0x00
U0IER	R	/W	0x004	Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts. (DLAB=0)	0x00
U0IIR	R	0	0x008	Interrupt ID Register. Identifies which interrupt(s) are pending.	0x01
U0FCR	W	/0	0x008	FIFO Control Register. Controls UART FIFO usage and modes.	0x00
U0LCR	R	/W	0x00C	Line Control Register. Contains controls for frame formatting and break generation.	0x00
-	-		0x010	Reserved	-
U0LSR	R	0	0x014	Line Status Register. Contains flags for transmit and receive status, including line errors.	0x60
-	-		0x018	Reserved	-
U0SCR	R	/W	0x01C	Scratch Pad Register. Eight-bit temporary storage for software.	0x00
U0ACR	R	/W	0x020	Auto-baud Control Register. Contains controls for the auto-baud feature.	0x00
-	-		0x024	Reserved	-
U0FDR	R	/W	0x028	Fractional Divider Register. Generates a clock input for the baud rate divider.	0x10
-	-		0x02C	Reserved	-
U0TER	R	/W	0x030	Transmit Enable Register. Turns off UART transmitter for use with software flow control.	0x80
-	-		0x034 - 0x048	Reserved	-
U0RS485C	TRL R	/W	0x04C	RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes.	0x00
U0RS485A MATCH	DR R	/W	0x050	RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode.	0x00

#### Table 78. Register overview: UART (base address: 0x4000 8000)

[1] Reset Value reflects the data stored in used bits only. It does not include reserved bits content.

## 10.5.1 UART Receiver Buffer Register (DLAB = 0, Read Only)

The U0RBR is the top byte of the UART RX FIFO. The top byte of the RX FIFO contains the oldest character received and can be read via the bus interface. The LSB (bit 0) represents the "oldest" received data bit. If the character received is less than 8 bits, the unused MSBs are padded with zeroes.

The Divisor Latch Access Bit (DLAB) in U0LCR must be zero in order to access the U0RBR. The U0RBR is always Read Only.

Since PE, FE and BI bits (see <u>Table 88</u>) correspond to the byte sitting on the top of the RBR FIFO (i.e. the one that will be read in the next read from the RBR), the right approach for fetching the valid pair of received byte and its status bits is first to read the content of the U0LSR register, and then to read a byte from the U0RBR.

Table 79.UART Receiver Buffer Register (U0RBR - address 0x4000 8000 when DLAB = 0,<br/>Read Only) bit description

Bit	Symbol	Description	Reset Value
7:0	RBR	The UART Receiver Buffer Register contains the oldest received byte in the UART RX FIFO.	undefined
31:8	-	Reserved	-

### **10.5.2 UART Transmitter Holding Register (DLAB = 0, Write Only)**

The U0THR is the top byte of the UART TX FIFO. The top byte is the newest character in the TX FIFO and can be written via the bus interface. The LSB represents the first bit to transmit.

The Divisor Latch Access Bit (DLAB) in U0LCR must be zero in order to access the U0THR. The U0THR is always Write Only.

Bit	Symbol	Description	Reset Value
7:0	THR	Writing to the UART Transmit Holding Register causes the data to be stored in the UART transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available.	NA
31:8	-	Reserved	-

## 10.5.3 UART Divisor Latch LSB and MSB Registers (DLAB = 1)

The UART Divisor Latch is part of the UART Baud Rate Generator and holds the value used, along with the Fractional Divider, to divide the UART\_PCLK clock in order to produce the baud rate clock, which must be 16x the desired baud rate. The U0DLL and U0DLM registers together form a 16-bit divisor where U0DLL contains the lower 8 bits of the divisor and U0DLM contains the higher 8 bits of the divisor. A 0x0000 value is treated like a 0x0001 value as division by zero is not allowed. The Divisor Latch Access Bit (DLAB) in U0LCR must be one in order to access the UART Divisor Latches. Details on how to select the right value for U0DLL and U0DLM can be found in Section 10.5.13.

# Table 81. UART Divisor Latch LSB Register (U0DLL - address 0x4000 8000 when DLAB = 1) bit description

Bit	Symbol	Description	Reset value
7:0	DLLSB	The UART Divisor Latch LSB Register, along with the U0DLM register, determines the baud rate of the UART.	0x01
31:8	-	Reserved	-

# Table 82. UART Divisor Latch MSB Register (U0DLM - address 0x4000 8004 when DLAB = 1) bit description

Bit	Symbol	Description	Reset value
7:0	DLMSB	The UART Divisor Latch MSB Register, along with the U0DLL register, determines the baud rate of the UART.	0x00
31:8	-	Reserved	-

### **10.5.4 UART Interrupt Enable Register (DLAB = 0)**

The U0IER is used to enable the four UART interrupt sources.

# Table 83. UART Interrupt Enable Register (U0IER - address 0x4000 8004 when DLAB = 0) bit description

Bit	Symbol	Value	Description	Reset value		
0	RBRIE		RBR Interrupt Enable Enables the Receive Data Available interrupt for UART. It also controls the Character Receive Time-out interrupt.	0		
		0	Disable the RDA interrupt.			
		1	Enable the RDA interrupt.			
1	THREIE		THRE Interrupt Enable Enables the THRE interrupt for UART. The status of this interrupt can be read from U0LSR[5].	0		
		0	Disable the THRE interrupt.			
		1	Enable the THRE interrupt.			
2	RXLIE	RXLIE	RXLIE		RX Line Interrupt Enable Enables the UART RX line status interrupts. The status of this interrupt can be read from U0LSR[4:1].	0
		0	Disable the RX line status interrupts.			
		1	Enable the RX line status interrupts.			
3	-	-	Reserved	-		
6:4	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA		
7	-	-	Reserved	0		
8	ABEOIntEn		Enables the end of auto-baud interrupt.	0		
		0	Disable end of auto-baud Interrupt.			
		1	Enable end of auto-baud Interrupt.			

	descriptioncontinued					
Bit	Symbol	Value	Description	Reset value		
9	ABTOIntEn		Enables the auto-baud time-out interrupt.	0		
		0	Disable auto-baud time-out Interrupt.			
		1	Enable auto-baud time-out Interrupt.			
31:10	) -		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA		

# Table 83. UART Interrupt Enable Register (U0IER - address 0x4000 8004 when DLAB = 0) bit description ...continued

# 10.5.5 UART Interrupt Identification Register (U0IIR - 0x4004 8008, Read Only)

U0IIR provides a status code that denotes the priority and source of a pending interrupt. The interrupts are frozen during a U0IIR access. If an interrupt occurs during a U0IIR access, the interrupt is recorded for the next U0IIR access.

		P		
Bit	Symbol	Value	Description	Reset value
0	IntStatus		Interrupt status. Note that U0IIR[0] is active low. The pending interrupt can be determined by evaluating U0IIR[3:1].	1
		0	At least one interrupt is pending.	
		1	No interrupt is pending.	
3:1	Intld		Interrupt identification. U0IER[3:1] identifies an interrupt corresponding to the UART Rx FIFO. All other combinations of U0IER[3:1] not listed below are reserved (000, 100,101,111).	0
		0x3	1 - Receive Line Status (RLS).	
		0x2	2a - Receive Data Available (RDA).	
		0x6	2b - Character Time-out Indicator (CTI).	
		0x1	3 - THRE Interrupt.	
5:4	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
7:6	FIFOEnable		These bits are equivalent to U0FCR[0].	0
8	ABEOInt		End of auto-baud interrupt. True if auto-baud has finished successfully and interrupt is enabled.	0
9	ABTOInt		Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is enabled.	0
31:10	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

 Table 84.
 UART Interrupt Identification Register (U0IIR - address 0x4004 8008, Read Only)

 bit description

Bits U0IIR[9:8] are set by the auto-baud function and signal a time-out or end of auto-baud condition. The auto-baud interrupt conditions are cleared by setting the corresponding Clear bits in the Auto-baud Control Register.

If the IntStatus bit is one and no interrupt is pending and the IntId bits will be zero. If the IntStatus is 0, a non auto-baud interrupt is pending in which case the IntId bits identify the type of interrupt and handling as described in <u>Table 85</u>. Given the status of U0IIR[3:0], an interrupt handler routine can determine the cause of the interrupt and how to clear the active interrupt. The U0IIR must be read in order to clear the interrupt prior to exiting the Interrupt Service Routine.

The UART RLS interrupt (U0IIR[3:1] = 011) is the highest priority interrupt and is set whenever any one of four error conditions occur on the UART RX input: overrun error (OE), parity error (PE), framing error (FE) and break interrupt (BI). The UART Rx error condition that set the interrupt can be observed via U0LSR[4:1]. The interrupt is cleared upon a U0LSR read.

The UART RDA interrupt (U0IIR[3:1] = 010) shares the second level priority with the CTI interrupt (U0IIR[3:1] = 110). The RDA is activated when the UART Rx FIFO reaches the trigger level defined in U0FCR7:6 and is reset when the UART Rx FIFO depth falls below the trigger level. When the RDA interrupt goes active, the CPU can read a block of data defined by the trigger level.

The CTI interrupt (U0IIR[3:1] = 110) is a second level interrupt and is set when the UART Rx FIFO contains at least one character and no UART Rx FIFO activity has occurred in 3.5 to 4.5 character times. Any UART Rx FIFO activity (read or write of UART RSR) will clear the interrupt. This interrupt is intended to flush the UART RBR after a message has been received that is not a multiple of the trigger level size. For example, if a peripheral wished to send a 105 character message and the trigger level was 10 characters, the CPU would receive 10 RDA interrupts resulting in the transfer of 100 characters and 1 to 5 CTI interrupts (depending on the service routine) resulting in the transfer of the remaining 5 characters.

U0IIR[3:0] value <sup>[1]</sup>	Priority	Interrupt type	Interrupt source	Interrupt reset
0001	-	None	None	-
0110	Highest	RX Line Status / Error	OE <sup>[2]</sup> or PE <sup>[2]</sup> or FE <sup>[2]</sup> or BI <sup>[2]</sup>	U0LSR Read <sup>[2]</sup>

Table 85. UART Interrupt Handling

Table 65.	UARTIN	теггирт наг	luing	
U0IIR[3:0] value <sup>[1]</sup>	Priority	Interrupt type	Interrupt source	Interrupt reset
0100	Second	RX Data Available	Rx data available or trigger level reached in FIFO (U0FCR0=1)	U0RBR Read <sup>[3]</sup> or UART FIFO drops below trigger level
1100	Second	Character Time-out indication	Minimum of one character in the RX FIFO and no character input or removed during a time period depending on how many characters are in FIFO and what the trigger level is set at (3.5 to 4.5 character times).	U0RBR Read <sup>[3]</sup>
			The exact time will be:	
			[(word length) $\times$ 7 - 2] $\times$ 8 + [(trigger level - number of characters) $\times$ 8 + 1] RCLKs	
0010	Third	THRE	THRE <sup>I</sup>	U0IIR Read <sup>[4]</sup> (if source of interrupt) or THR write

#### Table 85. UART Interrupt Handling

[1] Values "0000", "0011", "0101", "0111", "1000", "1001", "1010", "1011", "1101", "1110", "1111" are reserved.

[2] For details see Section 10.5.8 "UART Line Status Register"

[3] For details see Section 10.5.1 "UART Receiver Buffer Register (DLAB = 0, Read Only)"

[4] For details see <u>Section 10.5.5 "UART Interrupt Identification Register (U0IIR - 0x4004 8008, Read Only)"</u> and Section 10.5.2 "UART Transmitter Holding Register (DLAB = 0, Write Only)"

The UART THRE interrupt (U0IIR[3:1] = 001) is a third level interrupt and is activated when the UART THR FIFO is empty provided certain initialization conditions have been met. These initialization conditions are intended to give the UART THR FIFO a chance to fill up with data to eliminate many THRE interrupts from occurring at system start-up. The initialization conditions implement a one character delay minus the stop bit whenever THRE = 1 and there have not been at least two characters in the U0THR at one time since the last THRE = 1 event. This delay is provided to give the CPU time to write data to U0THR without a THRE interrupt to decode and service. A THRE interrupt is set immediately if the UART THR FIFO has held two or more characters at one time and currently, the U0THR is empty. The THRE interrupt is reset when a U0THR write occurs or a read of the U0IIR occurs and the THRE is the highest interrupt (U0IIR[3:1] = 001).

### 10.5.6 UART FIFO Control Register (Write Only)

The U0FCR controls the operation of the UART RX and TX FIFOs.

Bit	Symbol	Value	Description	Reset value		
0	FIFOEN		FIFO Enable	0		
		0	UART FIFOs are disabled. Must not be used in the application.			
		1	Active high enable for both UART Rx and TX FIFOs and U0FCR[7:1] access. This bit must be set for proper UART operation. Any transition on this bit will automatically clear the UART FIFOs.			
1	RXFIFO		RX FIFO Reset	0		
	RES	0	No impact on either of UART FIFOs.			
			1	Writing a logic 1 to U0FCR[1] will clear all bytes in UART Rx FIFO, reset the pointer logic. This bit is self-clearing.		
2	TXFIFO RES		TX FIFO Reset	0		
		RES	0	No impact on either of UART FIFOs.		
					1	Writing a logic 1 to U0FCR[2] will clear all bytes in UART TX FIFO, reset the pointer logic. This bit is self-clearing.
3	-	-	Reserved	0		
5:4	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA		
7:6	RXTL		RX Trigger Level These two bits determine how many receiver UART FIFO characters must be written before an interrupt is activated.	0		
		0x0	Trigger level 0 (1 character or 0x01).			
		0x1	Trigger level 1 (4 characters or 0x04).			
		0x2	Trigger level 2 (8 characters or 0x08).			
		0x3	Trigger level 3 (14 characters or 0x0E).			
31:8	-	-	Reserved	-		

# Table 86. UART FIFO Control Register (U0FCR - address 0x4000 8008, Write Only) bit description

# 10.5.7 UART Line Control Register

The U0LCR determines the format of the data character that is to be transmitted or received.

Table 87. UART Line Control Register (U0LCR - address 0x4000 800C) bit description
--

Bit	Symbol	Value	Description	Reset Value				
1:0	WLS		Word Length Select	0				
			0x0	5-bit character length.				
						0x1	6-bit character length.	
								0x2
		0x3	8-bit character length.					
2	SBS		Stop Bit Select	0				
		0	1 stop bit.					
		1	2 stop bits (1.5 if U0LCR[1:0]=00).					

UM10429

Bit	Symbol	Value	Description	Reset Value				
3	PE		Parity Enable	0				
		0	Disable parity generation and checking.					
		1	Enable parity generation and checking.					
5:4	PS		Parity Select	0				
		0x0	Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd.					
						0x1	Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even.	
		0x2	Forced 1 stick parity.					
		0x3	Forced 0 stick parity.					
6	BC		Break Control	0				
		0	Disable break transmission.					
		1	Enable break transmission. Output pin UART TXD is forced to logic 0 when U0LCR[6] is active high.					
7	DLAB		Divisor Latch Access Bit (DLAB)	0				
		0	Disable access to Divisor Latches.					
		1	Enable access to Divisor Latches.					
31: 8	-	-	Reserved	-				

#### Table 87. UART Line Control Register (U0LCR - address 0x4000 800C) bit description

## 10.5.8 UART Line Status Register

The U0LSR is a Read Only register that provides status information on the UART TX and RX blocks.

Table 88. UART Line Status Register (U0LSR - address 0x4000 8014, Read Only) bit description

	40301	puon		
Bit	Symbol	Value	Description	Reset Value
0	RDR		Receiver Data Ready:U0LSR[0] is set when the U0RBR holds an unread character and is cleared when the UART RBR FIFO is empty.	0
		0	U0RBR is empty.	
		1	U0RBR contains valid data.	
1	OE		Overrun Error The overrun error condition is set as soon as it occurs. A U0LSR read clears U0LSR[1]. U0LSR[1] is set when UART RSR has a new character assembled and the UART RBR FIFO is full. In this case, the UART RBR FIFO will not be overwritten and the character in the UART RSR will be lost.	0
		0	Overrun error status is inactive.	
		1	Overrun error status is active.	

Bit	Symbol	Value	Description	Rese Value
2	PE		Parity Error When the parity bit of a received character is in the wrong state, a parity error occurs. A U0LSR read clears U0LSR[2]. Time of parity error detection is dependent on U0FCR[0].	0
			Note: A parity error is associated with the character at the top of the UART RBR FIFO.	
		0	Parity error status is inactive.	
		1	Parity error status is active.	
3 FE			Framing Error When the stop bit of a received character is a logic 0, a framing error occurs. A U0LSR read clears U0LSR[3]. The time of the framing error detection is dependent on U0FCR0. Upon detection of a framing error, the RX will attempt to re-synchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error.	0
			<b>Note:</b> A framing error is associated with the character at the top of the UART RBR FIFO.	
		0	Framing error status is inactive.	
		1	Framing error status is active.	
4 BI	ВІ		Break Interrupt When RXD1 is held in the spacing state (all zeros) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXD1 goes to marking state (all ones). A U0LSR read clears this status bit. The time of break detection is dependent on U0FCR[0].	0
			<b>Note:</b> The break interrupt is associated with the character at the top of the UART RBR FIFO.	
		0	Break interrupt status is inactive.	
		1	Break interrupt status is active.	
5	THRE		Transmitter Holding Register Empty THRE is set immediately upon detection of an empty UART THR and is cleared on a U0THR write.	1
		0	U0THR contains valid data.	
		1	U0THR is empty.	
6	TEMT		Transmitter Empty TEMT is set when both U0THR and U0TSR are empty; TEMT is cleared when either the U0TSR or the U0THR contain valid data.	1
		0	U0THR and/or the U0TSR contains valid data.	
		1	U0THR and the U0TSR are empty.	

# Table 88. UART Line Status Register (U0LSR - address 0x4000 8014, Read Only) bit description ...continued

Bit	Symbol	Value	Description	Reset Value
7 RXFE	RXFE		Error in RX FIFO U0LSR[7] is set when a character with a RX error such as framing error, parity error or break interrupt, is loaded into the U0RBR. This bit is cleared when the U0LSR register is read and there are no subsequent errors in the UART FIFO.	0
		0	U0RBR contains no UART RX errors or U0FCR[0]=0.	
		1	UART RBR contains at least one UART RX error.	
31: 8	-	-	Reserved	-

# Table 88. UART Line Status Register (U0LSR - address 0x4000 8014, Read Only) bit description ...continued

## 10.5.9 UART Scratch Pad Register

The UOSCR has no effect on the UART operation. This register can be written and/or read at user's discretion. There is no provision in the interrupt interface that would indicate to the host that a read or write of the UOSCR has occurred.

add e 03.  OANT Octaten T ad Negister (0000N - address 0A+000 0010) bit description	Table 89.	UART Scratch Pad Register (L	JOSCR - address 0x4000 801C	) bit description
---	-----------	------------------------------	-----------------------------	-------------------

Bit	Symbol	Description	Reset Value
7:0	Pad	A readable, writable byte.	0x00
31: 8	-	Reserved	-

## 10.5.10 UART Auto-baud Control Register

The UART Auto-baud Control Register (U0ACR) controls the process of measuring the incoming clock/data rate for the baud rate generation and can be read and written at user's discretion.

Bit	Symbol	Value	Description	Reset value
0	Start		This bit is automatically cleared after auto-baud completion.	0
		0	Auto-baud stop (auto-baud is not running).	
		1	Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is automatically cleared after auto-baud completion.	
1 Mode			Auto-baud mode select bit.	0
		0	Mode 0.	
		1	Mode 1.	
2 AutoRestart			Restart select.	0
			No restart	
		1	Restart in case of time-out (counter restarts at next UART Rx falling edge)	0
7:3	-	NA	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	0

#### Table 90. Auto-baud Control Register (U0ACR - address 0x4000 8020) bit description

Bit	Symbol	Value	Description	Reset value	
8	ABEOIntClr		End of auto-baud interrupt clear bit (write only accessible).	0	
		0	Writing a 0 has no impact.		
		1	Writing a 1 will clear the corresponding interrupt in the U0IIR.		
9	ABTOIntClr		Auto-baud time-out interrupt clear bit (write only accessible).	0	
		0	Writing a 0 has no impact.		
		1	Writing a 1 will clear the corresponding interrupt in the U0IIR.		
31:10	-	NA	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	0	

#### Table 90. Auto-baud Control Register (U0ACR - address 0x4000 8020) bit description

## 10.5.11 Auto-baud

The UART auto-baud function can be used to measure the incoming baud rate based on the "AT" protocol (Hayes command). If enabled the auto-baud feature will measure the bit time of the receive data stream and set the divisor latch registers U0DLM and U0DLL accordingly.

Auto-baud is started by setting the U0ACR Start bit. Auto-baud can be stopped by clearing the U0ACR Start bit. The Start bit will clear once auto-baud has finished and reading the bit will return the status of auto-baud (pending/finished).

Two auto-baud measuring modes are available which can be selected by the U0ACR Mode bit. In Mode 0 the baud rate is measured on two subsequent falling edges of the UART Rx pin (the falling edge of the start bit and the falling edge of the least significant bit). In Mode 1 the baud rate is measured between the falling edge and the subsequent rising edge of the UART Rx pin (the length of the start bit).

The U0ACR AutoRestart bit can be used to automatically restart baud rate measurement if a time-out occurs (the rate measurement counter overflows). If this bit is set, the rate measurement will restart at the next falling edge of the UART Rx pin.

The auto-baud function can generate two interrupts.

- The U0IIR ABTOInt interrupt will get set if the interrupt is enabled (U0IER ABTOIntEn is set and the auto-baud rate measurement counter overflows).
- The U0IIR ABEOInt interrupt will get set if the interrupt is enabled (U0IER ABEOIntEn is set and the auto-baud has completed successfully).

The auto-baud interrupts have to be cleared by setting the corresponding U0ACR ABTOIntClr and ABEOIntEn bits.

The fractional baud rate generator must be disabled (DIVADDVAL = 0) during auto-baud. Also, when auto-baud is used, any write to U0DLM and U0DLL registers should be done before U0ACR register write. The minimum and the maximum baud rates supported by UART are function of UART\_PCLK, number of data bits, stop bits and parity bits.

UM10429

(2)


$$ratemin = \frac{2 \times PCLK}{16 \times 2^{15}} \le UART_{baudrate} \le \frac{PCLK}{16 \times (2 + databits + paritybits + stopbits)} = ratemax$$

## 10.5.12 Auto-baud modes

When the software is expecting an "AT" command, it configures the UART with the expected character format and sets the U0ACR Start bit. The initial values in the divisor latches U0DLM and U0DLM don't care. Because of the "A" or "a" ASCII coding ("A" = 0x41, "a" = 0x61), the UART Rx pin sensed start bit and the LSB of the expected character are delimited by two falling edges. When the U0ACR Start bit is set, the auto-baud protocol will execute the following phases:

- 1. On U0ACR Start bit setting, the baud rate measurement counter is reset and the UART U0RSR is reset. The U0RSR baud rate is switched to the highest rate.
- 2. A falling edge on UART Rx pin triggers the beginning of the start bit. The rate measuring counter will start counting UART\_PCLK cycles.
- During the receipt of the start bit, 16 pulses are generated on the RSR baud input with the frequency of the UART input clock, guaranteeing the start bit is stored in the U0RSR.
- During the receipt of the start bit (and the character LSB for Mode = 0), the rate counter will continue incrementing with the pre-scaled UART input clock (UART\_PCLK).
- 5. If Mode = 0, the rate counter will stop on next falling edge of the UART Rx pin. If Mode = 1, the rate counter will stop on the next rising edge of the UART Rx pin.
- 6. The rate counter is loaded into U0DLM/U0DLL and the baud rate will be switched to normal operation. After setting the U0DLM/U0DLL, the end of auto-baud interrupt U0IIR ABEOInt will be set, if enabled. The U0RSR will now continue receiving the remaining bits of the "A/a" character.

UM10429



## 10.5.13 UART Fractional Divider Register (U0FDR - 0x4000 8028)

The UART Fractional Divider Register (U0FDR) controls the clock pre-scaler for the baud rate generation and can be read and written at the user's discretion. This pre-scaler takes the APB clock and generates an output clock according to the specified fractional requirements.

**Important:** If the fractional divider is active (DIVADDVAL > 0) and DLM = 0, the value of the DLL register must be 3 or greater.

Table 91. UART Fractional Divider Register (U0FDR - address 0x4000 8028) bit description

Bit	Function	Description	Reset value
3:0	DIVADDVAL	Baud rate generation pre-scaler divisor value. If this field is 0, fractional baud rate generator will not impact the UART baud rate.	0
7:4	MULVAL	Baud rate pre-scaler multiplier value. This field must be greater or equal 1 for UART to operate properly, regardless of whether the fractional baud rate generator is used or not.	1
31:8	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	0

This register controls the clock pre-scaler for the baud rate generation. The reset value of the register keeps the fractional capabilities of UART disabled making sure that UART is fully software and hardware compatible with UARTs not equipped with this feature.

The UART baud rate can be calculated as:

(3)

$$UART_{baudrate} = \frac{PCLK}{16 \times (256 \times U0DLM + U0DLL) \times \left(1 + \frac{DivAddVal}{MulVal}\right)}$$

Where UART\_PCLK is the peripheral clock, U0DLM and U0DLL are the standard UART baud rate divider registers, and DIVADDVAL and MULVAL are UART fractional baud rate generator specific parameters.

The value of MULVAL and DIVADDVAL should comply to the following conditions:


- 1.  $1 \le MULVAL \le 15$
- $2. \ 0 \leq DIVADDVAL \leq 14$
- 3. DIVADDVAL< MULVAL

The value of the U0FDR should not be modified while transmitting/receiving data or data may be lost or corrupted.

If the U0FDR register value does not comply to these two requests, then the fractional divider output is undefined. If DIVADDVAL is zero then the fractional divider is disabled, and the clock will not be divided.

#### 10.5.13.1 Baud rate calculation

UART can operate with or without using the Fractional Divider. In real-life applications it is likely that the desired baud rate can be achieved using several different Fractional Divider settings. The following algorithm illustrates one way of finding a set of DLM, DLL, MULVAL, and DIVADDVAL values. Such set of parameters yields a baud rate with a relative error of less than 1.1% from the desired one.



FR	DivAddVal/ MulVal	FR	DivAddVal/ MulVal	FR	DivAddVal/ MulVal	FR	DivAddVal/ MulVal
1.000	0/1	1.250	1/4	1.500	1/2	1.750	3/4
1.067	1/15	1.267	4/15	1.533	8/15	1.769	10/13
1.071	1/14	1.273	3/11	1.538	7/13	1.778	7/9
1.077	1/13	1.286	2/7	1.545	6/11	1.786	11/14
1.083	1/12	1.300	3/10	1.556	5/9	1.800	4/5
1.091	1/11	1.308	4/13	1.571	4/7	1.818	9/11
1.100	1/10	1.333	1/3	1.583	7/12	1.833	5/6
1.111	1/9	1.357	5/14	1.600	3/5	1.846	11/13
1.125	1/8	1.364	4/11	1.615	8/13	1.857	6/7
1.133	2/15	1.375	3/8	1.625	5/8	1.867	13/15
1.143	1/7	1.385	5/13	1.636	7/11	1.875	7/8
1.154	2/13	1.400	2/5	1.643	9/14	1.889	8/9
1.167	1/6	1.417	5/12	1.667	2/3	1.900	9/10
1.182	2/11	1.429	3/7	1.692	9/13	1.909	10/11
1.200	1/5	1.444	4/9	1.700	7/10	1.917	11/12
1.214	3/14	1.455	5/11	1.714	5/7	1.923	12/13
1.222	2/9	1.462	6/13	1.727	8/11	1.929	13/14
1.231	3/13	1.467	7/15	1.733	11/15	1.933	14/15

#### Table 92. Fractional Divider setting look-up table

#### 10.5.13.1.1 Example 1: UART\_PCLK = 14.7456 MHz, BR = 9600

According to the provided algorithm  $DL_{est} = PCLK/(16 \times BR) = 14.7456 \text{ MHz} / (16 \times 9600) = 96$ . Since this  $DL_{est}$  is an integer number, DIVADDVAL = 0, MULVAL = 1, DLM = 0, and DLL = 96.

#### 10.5.13.1.2 Example 2: UART\_PCLK = 12 MHz, BR = 115200

According to the provided algorithm  $DL_{est} = PCLK/(16 \text{ x BR}) = 12 \text{ MHz} / (16 \text{ x 115200}) = 6.51$ . This  $DL_{est}$  is not an integer number and the next step is to estimate the FR parameter. Using an initial estimate of  $FR_{est} = 1.5$  a new  $DL_{est} = 4$  is calculated and  $FR_{est}$  is recalculated as  $FR_{est} = 1.628$ . Since FRest = 1.628 is within the specified range of 1.1 and 1.9, DIVADDVAL and MULVAL values can be obtained from the attached look-up table.

The closest value for FRest = 1.628 in the look-up <u>Table 92</u> is FR = 1.625. It is equivalent to DIVADDVAL = 5 and MULVAL = 8.

Based on these findings, the suggested UART setup would be: DLM = 0, DLL = 4, DIVADDVAL = 5, and MULVAL = 8. According to Equation 3, the UART's baud rate is 115384. This rate has a relative error of 0.16% from the originally specified 115200.

### 10.5.14 UART Transmit Enable Register

In addition to being equipped with full hardware flow control (auto-cts and auto-rts mechanisms described above), U0TER enables implementation of software flow control. When TxEn = 1, UART transmitter will keep sending data as long as they are available. As soon as TxEn becomes 0, UART transmission will stop.

UM10429

Although <u>Table 93</u> describes how to use TxEn bit in order to achieve hardware flow control, it is strongly suggested to let UART hardware implemented auto flow control features take care of this, and limit the scope of TxEn to software flow control.

Table 93 describes how to use TXEn bit in order to achieve software flow control.

Table 93. UART Transmit Enable Register (U0TER - address 0x4000 8030) bit description

Bit	Symbol	Description	Reset Value
6:0	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
7	TXEN	When this bit is 1, as it is after a Reset, data written to the THR is output on the TXD pin as soon as any preceding data has been sent. If this bit cleared to 0 while a character is being sent, the transmission of that character is completed, but no further characters are sent until this bit is set again. In other words, a 0 in this bit blocks the transfer of characters from the THR or TX FIFO into the transmit shift register. Software can clear this bit when it detects that the a hardware-handshaking TX-permit signal (CTS) has gone false, or with software handshaking, when it receives an XOFF character (DC3). Software can set this bit again when it detects that the TX-permit signal has gone true, or when it receives an XON (DC1) character.	1
31:8	-	Reserved	-

### 10.5.15 UART RS485 Control register

The U0RS485CTRL register controls the configuration of the UART in RS-485/EIA-485 mode.

Bit	Symbol	Value	Description	Reset value
0	NMMEN		RS-485/EIA-485 mode	0
		0	RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled.	
		1	RS-485/EIA-485 Normal Multidrop Mode (NMM) is enabled. In this mode, an address is detected when a received byte causes the UART to set the parity error and generate an interrupt.	
1	RXDIS		Receiver enable/disable	0
		0	The receiver is enabled.	
		1	The receiver is disabled.	
2	AADEN		Auto Address Detect (AAD) enable/disable	0
		0	Auto Address Detect (AAD) is disabled.	
		1	Auto Address Detect (AAD) is enabled.	
31:3	-	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

# Table 94. UART RS485 Control register (U0RS485CTRL - address 0x4000 804C) bit description

# 10.5.16 UART RS-485 Address Match register (U0RS485ADRMATCH - 0x4000 8050)

The U0RS485ADRMATCH register contains the address match value for RS-485/EIA-485 mode.

# Table 95. UART RS485 Address Match register (U0RS485ADRMATCH - address 0x4000 8050) bit description

Bit	Symbol	Description	Reset value
7:0	ADRMATCH	Contains the address match value.	0x00
31:8	-	Reserved	-

## 10.5.17 RS-485/EIA-485 modes of operation

The RS-485/EIA-485 feature allows the UART to be configured as an addressable slave. The addressable slave is one of multiple slaves controlled by a single master.

The UART master transmitter will identify an address character by setting the parity (9th) bit to '1'. For data characters, the parity bit is set to '0'.

Each UART slave receiver can be assigned a unique address. The slave can be programmed to either manually or automatically reject data following an address which is not theirs.

#### RS-485/EIA-485 Normal Multidrop Mode (NMM)

Setting the RS485CTRL bit 0 enables this mode. In this mode, an address is detected when a received byte causes the UART to set the parity error and generate an interrupt.

If the receiver is disabled (RS485CTRL bit 1 = '1'), any received data bytes will be ignored and will not be stored in the RXFIFO. When an address byte is detected (parity bit = '1') it will be placed into the RXFIFO and an Rx Data Ready Interrupt will be generated. The processor can then read the address byte and decide whether or not to enable the receiver to accept the following data.

While the receiver is enabled (RS485CTRL bit 1 ='0'), all received bytes will be accepted and stored in the RXFIFO regardless of whether they are data or address. When an address character is received a parity error interrupt will be generated and the processor can decide whether or not to disable the receiver.

#### RS-485/EIA-485 Auto Address Detection (AAD) mode

When both RS485CTRL register bits 0 (9-bit mode enable) and 2 (AAD mode enable) are set, the UART is in auto address detect mode.

In this mode, the receiver will compare any address byte received (parity = '1') to the 8-bit value programmed into the RS485ADRMATCH register.

If the receiver is disabled (RS485CTRL bit 1 = '1'), any received byte will be discarded if it is either a data byte OR an address byte which fails to match the RS485ADRMATCH value.

When a matching address character is detected it will be pushed onto the RXFIFO along with the parity bit, and the receiver will be automatically enabled (RS485CTRL bit 1 will be cleared by hardware). The receiver will also generate an Rx Data Ready Interrupt.

While the receiver is enabled (RS485CTRL bit 1 = '0'), all bytes received will be accepted and stored in the RXFIFO until an address byte which does not match the RS485ADRMATCH value is received. When this occurs, the receiver will be automatically disabled in hardware (RS485CTRL bit 1 will be set), The received non-matching address character will not be stored in the RXFIFO.

## **10.6 Architecture**

The architecture of the UART is shown below in the block diagram.

The APB interface provides a communications link between the CPU or host and the UART.


The UART receiver block, U0RX, monitors the serial input line, RXD, for valid input. The UART RX Shift Register (U0RSR) accepts valid characters via RXD. After a valid character is assembled in the U0RSR, it is passed to the UART RX Buffer Register FIFO to await access by the CPU or host via the generic host interface.

The UART transmitter block, U0TX, accepts data written by the CPU or host and buffers the data in the UART TX Holding Register FIFO (U0THR). The UART TX Shift Register (U0TSR) reads the data stored in the U0THR and assembles the data to transmit via the serial output pin, TXD1.

The UART Baud Rate Generator block, U0BRG, generates the timing enables used by the UART TX block. The U0BRG clock input source is UART\_PCLK. The main clock is divided down per the divisor specified in the U0DLL and U0DLM registers. This divided down clock is a 16x oversample clock, NBAUDOUT.

The interrupt interface contains registers U0IER and U0IIR. The interrupt interface receives several one clock wide enables from the U0TX and U0RX blocks.

Status information from the U0TX and U0RX is stored in the U0LSR. Control information for the U0TX and U0RX is stored in the U0LCR.



# Chapter 11: LPC1102/04 SPI0 with SSP

Rev. 6 — 12 March 2013

**User manual** 

# 11.1 How to read this chapter

The LPC1102/04 include one SPI/SSP interface.

**Remark:** The SPI block includes the full SSP feature set, and all register names use the SSP prefix.

**Remark:** The SPI/SSP interface operates in master mode only. The slave mode is not supported.

## **11.2 Basic configuration**

The SPI0 is configured using the following registers:

- 1. Pins: The SPI pins must be configured in the IOCONFIG register block. Select one GPIO pin to provide the SSEL signal in master mode.
- 2. Power: In the SYSAHBCLKCTRL register, set bit 11 (Table 19).
- 3. Peripheral clock: Enable the SPI0 peripheral clock by writing to the SSP0CLKDIV register (Section 3.5.15).
- Reset: Before accessing the SPI block, ensure that the SSP\_RST\_N bits (bit 0) in the PRESETCTRL register (<u>Table 7</u>) is set to 1. This de-asserts the reset signal to the SPI blocks.

**Remark:** For the LPC1102 part, the SPI clock SCK and the serial wire debug clock SWCLK share the same pin on the WLCSP16 package. Once the SPI is enabled, the serial wire debugger is no longer available. On the LPC1104, an additional pin with the SCK function is available freeing up the SWCLK/PIO0\_10/SCK0/CT16B0\_MAT2 pin for serial wire use.

# **11.3 Features**

- Compatible with Motorola SPI, 4-wire TI SSI, and National Semiconductor Microwire buses.
- Synchronous Serial Communication.
- Supports master or slave operation.
- Eight-frame FIFOs for both transmit and receive.
- 4-bit to 16-bit frame.

# **11.4 General description**

The SPI/SSP is a Synchronous Serial Port (SSP) controller capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data

transfer. Data transfers are in principle full duplex, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice it is often the case that only one of these data flows carries meaningful data.

# **11.5 Pin description**

Pin Type		Interface pin name/function			Pin description
name		SPI	SSI	Microwire	
SCK	I/O	SCK	CLK	SK	Serial Clock. SCK/CLK/SK is a clock signal used to synchronize the transfer of data. It is driven by the master and received by the slave. When SPI/SSP interface is used, the clock is programmable to be active-high or active-low, otherwise it is always active-high. SCK only switches during a data transfer. Any other time, the SPI/SSP interface either holds it in its inactive state or does not drive it (leaves it in high-impedance state).
MISO	I/O	MISO	DR(M) DX(S)	SI(M) SO(S)	<b>Master In Slave Out.</b> The MISO signal transfers serial data from the slave to the master. When the SPI/SSP is a slave, serial data is output on this signal. When the SPI/SSP is a master, it clocks in serial data from this signal. When the SPI/SSP is a slave and is not selected by FS/SSEL, it does not drive this signal (leaves it in high-impedance state)
MOSI	I/O	MOSI	DX(M) DR(S)	SO(M) SI(S)	<b>Master Out Slave In.</b> The MOSI signal transfers serial data from the master to the slave. When the SPI/SSP is a master, it outputs serial data on this signal. When the SPI/SSP is a slave, it clocks in serial data from this signal.

**Remark:** On the LPC1102, the SPI clock SCK and the serial wire debug clock SWCLK share the same pin on the WLCSP16 package. Once the SPI is enabled, the serial wire debugger is no longer available. On the LPC1104, an additional pin with the SCK function is available freeing up the SWCLK/PIO0\_10/SCK0/CT16B0\_MAT2 pin for serial wire use.

**Remark:** The SSEL function is not pinned out on the LPC1102/04. In master mode, select a GPIO pin to provide the SSEL signal. The slave mode is not supported.

# **11.6 Register description**

The register addresses of the SPI controllers are shown in Table 97.

**Remark:** Register names use the SSP prefix to indicate that the SPI controllers have full SSP capabilities.

# Access Address Description Pocot

Name	Access	Address offset	Description	Reset Value <sup>[1]</sup>
SSP0CR0	R/W	0x000	Control Register 0. Selects the serial clock rate, bus type, and data size.	0
SSP0CR1	R/W	0x004	Control Register 1. Selects master/slave and other modes.	0
SSP0DR	R/W	0x008	Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO.	0
SSP0SR	RO	0x00C	Status Register	0x0000 0003
SSP0CPSR	R/W	0x010	Clock Prescale Register	0
SSP0IMSC	R/W	0x014	Interrupt Mask Set and Clear Register	0
SSPORIS	RO	0x018	Raw Interrupt Status Register	0x0000 0008
SSPOMIS	RO	0x01C	Masked Interrupt Status Register	0
SSP0ICR	WO	0x020	SSPICR Interrupt Clear Register	NA

#### Table 97. Register overview: SPI0 (base address 0x4004 0000)

[1] Reset Value reflects the data stored in used bits only. It does not include reserved bits content.

## 11.6.1 SPI/SSP Control Register 0

This register controls the basic operation of the SPI/SSP controller.

#### Table 98: SPI/SSP Control Register 0 (SSP0CR0 - address 0x4004 0000) bit description

Bit	Symbol	Value	Description	Reset Value
3:0	DSS		Data Size Select. This field controls the number of bits transferred in each frame. Values 0000 to 0010 are not supported and should not be used.	0000
		0x3	4-bit transfer	
		0x4	5-bit transfer	
		0x5	6-bit transfer	
		0x6	7-bit transfer	
		0x7	8-bit transfer	
		0x8	9-bit transfer	
		0x9	10-bit transfer	
		0xA	11-bit transfer	
		0xB	12-bit transfer	
		0xC	13-bit transfer	
		0xD	14-bit transfer	
		0xE	15-bit transfer	
		0xF	16-bit transfer	
5:4	FRF		Frame Format.	00
		0x0	SPI	
		0x1	TI	
		0x2	Microwire	
		0x3	This combination is not supported and should not be used.	

#### Chapter 11: LPC1102/04 SPI0 with SSP

			<b>-</b> · · ·		
Bit	Symbol	Value	Description	Reset Value	
6	CPOL		Clock Out Polarity. This bit is only used in SPI mode.	0	
		0	SPI controller maintains the bus clock low between frames.		
		1	SPI controller maintains the bus clock high between frames.		
7	СРНА		Clock Out Phase. This bit is only used in SPI mode.	0	
			0	SPI controller captures serial data on the first clock transition of the frame, that is, the transition <b>away from</b> the inter-frame state of the clock line.	
			1	SPI controller captures serial data on the second clock transition of the frame, that is, the transition <b>back to</b> the inter-frame state of the clock line.	
15:8	SCR		Serial Clock Rate. The number of prescaler-output clocks per bit on the bus, minus one. Given that CPSDVSR is the prescale divider, and the APB clock PCLK clocks the prescaler, the bit frequency is PCLK / (CPSDVSR × [SCR+1]).	0x00	
31:16	-	-	Reserved	-	

#### Table 98: SPI/SSP Control Register 0 (SSP0CR0 - address 0x4004 0000) bit description

## 11.6.2 SPI/SSP0 Control Register 1

This register controls certain aspects of the operation of the SPI/SSP controller.

Bit	Symbol	Value	Description	Reset Value
0	LBM		Loop Back Mode.	0
		0	During normal operation.	
		1	Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin (MISO or MOSI respectively).	
1	SSE		SPI Enable.	0
		0	The SPI controller is disabled.	
		1	The SPI controller will interact with other devices on the serial bus. Software should write the appropriate control information to the other SPI/SSP registers and interrupt controller registers, before setting this bit.	
2	MS		Master/Slave Mode.This bit can only be written when the SSE bit is 0.	0
		0	The SPI controller acts as a master on the bus, driving the SCLK, MOSI, and SSEL lines and receiving the MISO line.	
		1	The SPI controller acts as a slave on the bus, driving MISO line and receiving SCLK, MOSI, and SSEL lines.	
3	SOD		Slave Output Disable. This bit is relevant only in slave mode ( $MS = 1$ ). If it is 1, this blocks this SPI controller from driving the transmit data line (MISO).	0
31:4	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

Table 99: SPI/SSP Control Register 1 (SSP0CR1 - address 0x4004 0004) bit description

## 11.6.3 SPI/SSP Data Register

Software can write data to be transmitted to this register and read data that has been received.

Bit	Symbol	Description	Reset Value
15:0	DATA	Write: software can write data to be sent in a future frame to this register whenever the TNF bit in the Status register is 1, indicating that the Tx FIFO is not full. If the Tx FIFO was previously empty and the SPI controller is not busy on the bus, transmission of the data will begin immediately. Otherwise the data written to this register will be sent as soon as all previous data has been sent (and received). If the data length is less than 16 bit, software must right-justify the data written to this register.	0x0000
		<b>Read:</b> software can read data from this register whenever the RNE bit in the Status register is 1, indicating that the Rx FIFO is not empty. When software reads this register, the SPI controller returns data from the least recent frame in the Rx FIFO. If the data length is less than 16 bit, the data is right-justified in this field with higher order bits filled with 0s.	
31:16	-	Reserved.	-

## 11.6.4 SPI/SSP Status Register

This read-only register reflects the current status of the SPI controller.

Bit	Symbol	Description	Reset Value
0	TFE	Transmit FIFO Empty. This bit is 1 is the Transmit FIFO is empty, 0 if not.	1
1	TNF	Transmit FIFO Not Full. This bit is 0 if the Tx FIFO is full, 1 if not.	1
2	RNE	Receive FIFO Not Empty. This bit is 0 if the Receive FIFO is empty, 1 if not.	0
3	RFF	Receive FIFO Full. This bit is 1 if the Receive FIFO is full, 0 if not.	0
4	BSY	Busy. This bit is 0 if the SPI controller is idle, 1 if it is currently sending/receiving a frame and/or the Tx FIFO is not empty.	0
31:5	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

#### Table 101: SPI/SSP Status Register (SSP0SR - address 0x4004 000C) bit description

## 11.6.5 SPI/SSP Clock Prescale Register

This register controls the factor by which the Prescaler divides the SPI peripheral clock SPI\_PCLK to yield the prescaler clock that is, in turn, divided by the SCR factor in the SSPCR0 registers, to determine the bit clock.

Table 102: SPI/SSP Clock Prescale Register (SSP0CPSR - address 0x4004 001	0) bit
description	

Bit	Symbol	Description	Reset Value
7:0	CPSDVSR	This even value between 2 and 254, by which SPI_PCLK is divided to yield the prescaler output clock. Bit 0 always reads as 0.	0
31:8	-	Reserved.	-

**Important:** the SSPnCPSR value must be properly initialized, or the SPI controller will not be able to transmit data correctly.

In Slave mode, the SPI clock rate provided by the master must not exceed 1/12 of the SPI peripheral clock selected in <u>Section 3.5.15</u>. The content of the SSPnCPSR register is not relevant.

In master mode,  $CPSDVSR_{min} = 2$  or larger (even numbers only).

### 11.6.6 SPI/SSP Interrupt Mask Set/Clear Register

This register controls whether each of the four possible interrupt conditions in the SPI controller are enabled. Note that ARM uses the word "masked" in the opposite sense from classic computer terminology, in which "masked" meant "disabled". ARM uses the word "masked" to mean "enabled". To avoid confusion we will not use the word "masked".

Table 103: SPI/SSP Interrupt Mask Set/Clear register (SSP0IMSC - address 0x4004 0014) bit description

	descr	description			
Bit	Symbol	Description	Reset Value		
0	RORIM	Software should set this bit to enable interrupt when a Receive Overrun occurs, that is, when the Rx FIFO is full and another frame is completely received. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs.	0		
1	RTIM	Software should set this bit to enable interrupt when a Receive Time-out condition occurs. A Receive Time-out occurs when the Rx FIFO is not empty, and no has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR $\times$ [SCR+1]).	0		
2	RXIM	Software should set this bit to enable interrupt when the Rx FIFO is at least half full.	0		
3	TXIM	Software should set this bit to enable interrupt when the Tx FIFO is at least half empty.	0		
31:4	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA		

### 11.6.7 SPI/SSP Raw Interrupt Status Register

This read-only register contains a 1 for each interrupt condition that is asserted, regardless of whether or not the interrupt is enabled in the SSPIMSC registers.

#### Chapter 11: LPC1102/04 SPI0 with SSP

400011		
Symbol	Description	Reset Value
RORRIS	This bit is 1 if another frame was completely received while the RxFIFO was full. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs.	0
RTRIS	This bit is 1 if the Rx FIFO is not empty, and has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR $\times$ [SCR+1]).	0
RXRIS	This bit is 1 if the Rx FIFO is at least half full.	0
TXRIS	This bit is 1 if the Tx FIFO is at least half empty.	1
-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
	Symbol RORRIS RTRIS RXRIS	RORRISThis bit is 1 if another frame was completely received while the RxFIFO was full. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs.RTRISThis bit is 1 if the Rx FIFO is not empty, and has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR × [SCR+1]).RXRISThis bit is 1 if the Rx FIFO is at least half full.TXRISThis bit is 1 if the Tx FIFO is at least half emptyReserved, user software should not write ones to reserved

# Table 104: SPI/SSP Raw Interrupt Status register (SSP0RIS - address 0x4004 0018) bit description

## 11.6.8 SPI/SSP Masked Interrupt Status Register

This read-only register contains a 1 for each interrupt condition that is asserted and enabled in the SSPIMSC registers. When an SPI interrupt occurs, the interrupt service routine should read this register to determine the cause(s) of the interrupt.

Table 105: SPI/SSP Masked Interrupt Status register (SSP0MIS - address 0x4	1004 001C) bit
description	

Bit	Symbol	Description	Reset Value
0	RORMIS	This bit is 1 if another frame was completely received while the RxFIFO was full, and this interrupt is enabled.	0
1	RTMIS	This bit is 1 if the Rx FIFO is not empty, has not been read for a time-out period, and this interrupt is enabled. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR $\times$ [SCR+1]).	0
2	RXMIS	This bit is 1 if the Rx FIFO is at least half full, and this interrupt is enabled.	0
3	TXMIS	This bit is 1 if the Tx FIFO is at least half empty, and this interrupt is enabled.	0
31:4	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

## 11.6.9 SPI/SSP Interrupt Clear Register

Software can write one or more one(s) to this write-only register, to clear the corresponding interrupt condition(s) in the SPI controller. Note that the other two interrupt conditions can be cleared by writing or reading the appropriate FIFO or disabled by clearing the corresponding bit in SSPIMSC registers.

### Chapter 11: LPC1102/04 SPI0 with SSP


			=
Bit	Symbol	Description	Reset Value
0	RORIC	Writing a 1 to this bit clears the "frame was received when RxFIFO was full" interrupt.	NA
1	RTIC	Writing a 1 to this bit clears the Rx FIFO was not empty and has not been read for a timeout period interrupt. The timeout period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR $\times$ [SCR+1]).	NA
31:2	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

#### Table 106: SPI/SSP interrupt Clear Register (SSP0ICR - address 0x4004 0020) bit description

# **11.7 Functional description**

#### **11.7.1** Texas Instruments synchronous serial frame format

Figure 16 shows the 4-wire Texas Instruments synchronous serial frame format supported by the SPI module.



For device configured as a master in this mode, CLK and FS are forced LOW, and the transmit data line DX is in 3-state mode whenever the SSP is idle. Once the bottom entry of the transmit FIFO contains data, FS is pulsed HIGH for one CLK period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of CLK, the MSB of the 4-bit to 16-bit data frame is shifted out on the DX pin. Likewise, the MSB of the received data is shifted onto the DR pin by the off-chip serial slave device.

Both the SSP and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each CLK. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of CLK after the LSB has been latched.

### **11.7.2 SPI frame format**

The SPI interface is a four-wire interface where the SSEL signal behaves as a slave select. The main feature of the SPI format is that the inactive state and phase of the SCK signal are programmable through the CPOL and CPHA bits within the SSPCR0 control register.


### 11.7.2.1 Clock Polarity (CPOL) and Phase (CPHA) control

When the CPOL clock polarity control bit is LOW, it produces a steady state low value on the SCK pin. If the CPOL clock polarity control bit is HIGH, a steady state high value is placed on the CLK pin when data is not being transferred.

The CPHA control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the CPHA phase control bit is LOW, data is captured on the first clock edge transition. If the CPHA clock phase control bit is HIGH, data is captured on the second clock edge transition.

### 11.7.2.2 SPI format with CPOL=0,CPHA=0

Single and continuous transmission signal sequences for SPI format with CPOL = 0, CPHA = 0 are shown in Figure 17.



UM10429

In this configuration, during idle periods:

- The CLK signal is forced LOW.
- SSEL is forced HIGH.
- The transmit MOSI/MISO pad is in high impedance.

If the SPI/SSP is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSEL master signal being driven LOW. This causes slave data to be enabled onto the MISO input line of the master. Master's MOSI is enabled.

One half SCK period later, valid master data is transferred to the MOSI pin. Now that both the master and slave data have been set, the SCK master clock pin goes HIGH after one further half SCK period.


The data is captured on the rising and propagated on the falling edges of the SCK signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSEL line is returned to its idle HIGH state one SCK period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSEL signal must be pulsed HIGH between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the CPHA bit is logic zero. Therefore the master device must raise the SSEL pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSEL pin is returned to its idle state one SCK period after the last bit has been captured.

#### 11.7.2.3 SPI format with CPOL=0,CPHA=1

The transfer signal sequence for SPI format with CPOL = 0, CPHA = 1 is shown in Figure 18, which covers both single and continuous transfers.



In this configuration, during idle periods:

- The CLK signal is forced LOW.
- SSEL is forced HIGH.
- The transmit MOSI/MISO pad is in high impedance.

### Chapter 11: LPC1102/04 SPI0 with SSP

If the SPI/SSP is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSEL master signal being driven LOW. Master's MOSI pin is enabled. After a further one half SCK period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SCK is enabled with a rising edge transition.


Data is then captured on the falling edges and propagated on the rising edges of the SCK signal.

In the case of a single word transfer, after all bits have been transferred, the SSEL line is returned to its idle HIGH state one SCK period after the last bit has been captured.

For continuous back-to-back transfers, the SSEL pin is held LOW between successive data words and termination is the same as that of the single word transfer.

### 11.7.2.4 SPI format with CPOL = 1,CPHA = 0

Single and continuous transmission signal sequences for SPI format with CPOL=1, CPHA=0 are shown in Figure 19.



In this configuration, during idle periods:

- The CLK signal is forced HIGH.
- SSEL is forced HIGH.
- The transmit MOSI/MISO pad is in high impedance.

© NXP B.V. 2013. All rights reserved.

If the SPI/SSP is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSEL master signal being driven LOW, which causes slave data to be immediately transferred onto the MISO line of the master. Master's MOSI pin is enabled.


One half period later, valid master data is transferred to the MOSI line. Now that both the master and slave data have been set, the SCK master clock pin becomes LOW after one further half SCK period. This means that data is captured on the falling edges and be propagated on the rising edges of the SCK signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSEL line is returned to its idle HIGH state one SCK period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSEL signal must be pulsed HIGH between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the CPHA bit is logic zero. Therefore the master device must raise the SSEL pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSEL pin is returned to its idle state one SCK period after the last bit has been captured.

### 11.7.2.5 SPI format with CPOL = 1,CPHA = 1

The transfer signal sequence for SPI format with CPOL = 1, CPHA = 1 is shown in Figure 20, which covers both single and continuous transfers.



In this configuration, during idle periods:


- The CLK signal is forced HIGH.
- SSEL is forced HIGH.
- The transmit MOSI/MISO pad is in high impedance.


If the SPI/SSP is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSEL master signal being driven LOW. Master's MOSI is enabled. After a further one half SCK period, both master and slave data are enabled onto their respective transmission lines. At the same time, the SCK is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SCK signal.

After all bits have been transferred, in the case of a single word transmission, the SSEL line is returned to its idle HIGH state one SCK period after the last bit has been captured. For continuous back-to-back transmissions, the SSEL pins remains in its active LOW state, until the final bit of the last word has been captured, and then returns to its idle state as described above. In general, for continuous back-to-back transfers the SSEL pin is held LOW between successive data words and termination is the same as that of the single word transfer.

### 11.7.3 Semiconductor Microwire frame format

<u>Figure 21</u> shows the Microwire frame format for a single frame. <u>Figure 22</u> shows the same format when back-to-back frames are transmitted.





Microwire format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SPI/SSP to the off-chip slave device. During this transmission, no incoming data is received by the SPI/SSP. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bit in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- The SK signal is forced LOW.
- CS is forced HIGH.
- The transmit data line SO is arbitrarily forced LOW.

© NXP B.V. 2013. All rights reserved.

### Chapter 11: LPC1102/04 SPI0 with SSP

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of CS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SO pin. CS remains LOW for the duration of the frame transmission. The SI pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SK. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SPI/SSP. Each bit is driven onto SI line on the falling edge of SK. The SPI/SSP in turn latches each bit on the rising edge of SK. At the end of the frame, for single transfers, the CS signal is pulled HIGH one clock period after the last bit has been latched in the receive serial shifter, that causes the data to be transferred to the receive FIFO.


**Note:** The off-chip slave device can tristate the receive line either on the falling edge of SK after the LSB has been latched by the receive shiftier, or when the CS pin goes HIGH.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the CS line is continuously asserted (held LOW) and transmission of data occurs back to back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge SK, after the LSB of the frame has been latched into the SPI/SSP.

# 11.7.3.1 Setup and hold time requirements on CS with respect to SK in Microwire mode

In the Microwire mode, the SPI/SSP slave samples the first bit of receive data on the rising edge of SK after CS has gone LOW. Masters that drive a free-running SK must ensure that the CS signal has sufficient setup and hold margins with respect to the rising edge of SK.

Figure 23 illustrates these setup and hold time requirements. With respect to the SK rising edge on which the first bit of receive data is to be sampled by the SPI/SSP slave, CS must have a setup of at least two times the period of SK on which the SPI/SSP operates. With respect to the SK rising edge previous to this edge, CS must have a hold of at least one SK period.



UM10429

# **UM10429**

Chapter 12: LPC1102/04 16-bit counter/timers (CT16B0/1)

Rev. 6 — 12 March 2013

User manual

# 12.1 How to read this chapter

The 16-bit timer blocks do not contain capture inputs and operate in timer mode only.

## **12.2 Basic configuration**

The CT16B0/1 are configured using the following registers:

- 1. Pins: The CT16B0/1 pins must be configured in the IOCONFIG register block (Table 50).
- Power and peripheral clock: In the SYSAHBCLKCTRL register, set bit 7 and bit 8 (Table 19).

## 12.3 Features

- Two 16-bit counter/timers with a programmable 16-bit prescaler.
- Timer operation only.
- Four 16-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to three (CT16B0) or two (CT16B1) external outputs corresponding to match registers with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- For each timer, up to four match registers can be configured as PWM allowing to use up to three match outputs as single edge controlled PWM outputs.

# **12.4 Applications**

- Interval timer for counting internal events
- Free-running timer
- Pulse Width Modulator via match outputs

## **12.5 Description**

Each Counter/timer is designed to count cycles of the peripheral clock (PCLK) and can optionally generate interrupts or perform other actions at specified timer values based on four match registers.

In PWM mode, three match registers on CT16B0 can be used to provide a single-edge controlled PWM output on the match output pins. It is recommended to use the match registers that are not pinned out to control the PWM cycle length.

Remark: The 16-bit counter/timer0 (CT16B0) and the 16-bit counter/timer1 (CT16B1) are functionally identical except for the peripheral base address and their external pins.

## **12.6 Pin description**

Table 107 gives a brief summary of each of the counter/timer related pins.

Pin	Peripheral	Туре	Description
CT16B0_MAT[2:0]	CT16B0	Output	External Match Outputs of CT16B0: When a match register of CT16B0 (MR3:0) equals the timer counter (TC) this output can either toggle, go LOW, go HIGH, or do nothing. The External Match Register (EMR) and the PWM Control Register (PWMCON) control the functionality of this output.
n/a	CT16B1	Output	no outputs available

## 12.7 Register description

The 16-bit counter/timer0 contains the registers shown in Table 108 and the 16-bit counter/timer1 contains the registers shown in Table 109. More detailed descriptions follow.

Table 108.	Register overview	: 16-bit counter/timer	0 CT16B0 (base address	0x4000 C000)
------------	-------------------	------------------------	------------------------	--------------

Name	Access	Address offset	Description	Reset value <sup>[1]</sup>
TMR16B0IR	R/W	0x000	Interrupt Register (IR). The IR can be written to clear interrupts. The IR can be read to identify which of five possible interrupt sources are pending.	0
TMR16B0TCR	R/W	0x004	Timer Control Register (TCR). The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR.	0
TMR16B0TC	R/W	0x008	Timer Counter (TC). The 16-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR.	0
TMR16B0PR	R/W	0x00C	Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.	0
TMR16B0PC	R/W	0x010	Prescale Counter (PC). The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface.	0
TMR16B0MCR	R/W	0x014	Match Control Register (MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.	0
TMR16B0MR0	R/W	0x018	Match Register 0 (MR0). MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC.	0
TMR16B0MR1	R/W	0x01C	Match Register 1 (MR1). See MR0 description.	0
TMR16B0MR2	R/W	0x020	Match Register 2 (MR2). See MR0 description.	0

Name	Access	Address offset	Description	Reset value <sup>[1]</sup>
TMR16B0MR3	R/W	0x024	Match Register 3 (MR3). See MR0 description.	0
-	-	0x028	Reserved	-
-	-	0x02C	Reserved	-
TMR16B0EMR	R/W	0x03C	External Match Register (EMR). The EMR controls the match function and the external match pins CT16B0_MAT[2:0].	0
-	-	0x040 - 0x06C	Reserved	-
-	-	0x070	Reserved	-
TMR16B0PWMC	R/W	0x074	PWM Control Register (PWMCON). The PWMCON enables PWM mode for the external match pins CT16B0_MAT[2:0].	0

### Table 108. Register overview: 16-bit counter/timer 0 CT16B0 (base address 0x4000 C000) ... continued

[1] Reset value reflects the data stored in used bits only. It does not include reserved bits content.

### Table 109. Register overview: 16-bit counter/timer 1 CT16B1 (base address 0x4001 0000)

Name	Access	Address offset	Description	Reset value <mark>[1]</mark>
TMR16B1IR	R/W	0x000	Interrupt Register (IR). The IR can be written to clear interrupts. The IR can be read to identify which of five possible interrupt sources are pending.	0
TMR16B1TCR	R/W	0x004	Timer Control Register (TCR). The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR.	0
TMR16B1TC	R/W	0x008	Timer Counter (TC). The 16-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR.	0
TMR16B1PR	R/W	0x00C	Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.	0
TMR16B1PC	R/W	0x010	Prescale Counter (PC). The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface.	0
TMR16B1MCR	R/W	0x014	Match Control Register (MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.	0
TMR16B1MR0	R/W	0x018	Match Register 0 (MR0). MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC.	0
TMR16B1MR1	R/W	0x01C	Match Register 1 (MR1). See MR0 description.	0
TMR16B1MR2	R/W	0x020	Match Register 2 (MR2). See MR0 description.	0
TMR16B1MR3	R/W	0x024	Match Register 3 (MR3). See MR0 description.	0
-	-	0x028	Reserved	-
-	-	0x02C	Reserved	-
TMR16B1EMR	R/W	0x03C	External Match Register (EMR). The EMR controls the match function and the external match pins CT16B1_MAT[1:0].	0

**User manual** 

Name	Access	Address offset	Description	Reset value <sup>[1]</sup>
-	-	0x040 - 0x06C	Reserved	-
-	-	0x070	Reserved	-
TMR16B1PWMC	R/W	0x074	PWM Control Register (PWMCON). The PWMCON enables PWM mode for the external match pins CT16B1_MAT[1:0].	0

#### Table 109. Register overview: 16-bit counter/timer 1 CT16B1 (base address 0x4001 0000) ...continued

[1] Reset value reflects the data stored in used bits only. It does not include reserved bits content.

### 12.7.1 Interrupt Register (TMR16B0IR and TMR16B1IR)

The Interrupt Register (IR) consists of four bits for the match interrupts and one bit for the capture interrupt. If an interrupt is generated then the corresponding bit in the IR will be HIGH. Otherwise, the bit will be LOW. Writing a logic one to the corresponding IR bit will reset the interrupt. Writing a zero has no effect.

Table 110. Interrupt Register (TMR16B0IR - address 0x4000 C000 and TMR16B1IR - address 0x4001 0000) bit description

Symbol	Description	Reset value
MR0INT	Interrupt flag for match channel 0.	0
MR1INT	Interrupt flag for match channel 1.	0
MR2INT	Interrupt flag for match channel 2.	0
MR3INT	Interrupt flag for match channel 3.	0
-	Reserved	-
	MROINT MR1INT MR2INT MR3INT	MROINTInterrupt flag for match channel 0.MR1INTInterrupt flag for match channel 1.MR2INTInterrupt flag for match channel 2.MR3INTInterrupt flag for match channel 3.

### 12.7.2 Timer Control Register (TMR16B0TCR and TMR16B1TCR)

The Timer Control Register (TCR) is used to control the operation of the counter/timer.

	audiess	1X4001 0004) bit description	
Bit	Symbol	Description	Reset value
0	CEN	When one, the Timer Counter and Prescale Counter are enabled for counting. When zero, the counters are disabled.	0
1	CRST	When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.	0
31:2	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

# Table 111. Timer Control Register (TMR16B0TCR - address 0x4000 C004 and TMR16B1TCR - address 0x4001 0004) bit description

### 12.7.3 Timer Counter register

The 16-bit Timer Counter is incremented when the Prescale Counter reaches its terminal count. Unless it is reset before reaching its upper limit, the TC will count up through the value 0x0000 FFFF and then wrap back to the value 0x0000 0000. This event does not cause an interrupt, but a Match register can be used to detect an overflow if needed.

Table 112.	Timer counter registers (TMR16B0TC, address 0x4000 C008 and TMR16B1TC
	0x4001 0008) bit description

Bit	Symbol	Description	Reset value
15:0	тс	Timer counter value.	0
31:16	-	Reserved.	-

### 12.7.4 Prescale Register

The 16-bit Prescale Register specifies the maximum value for the Prescale Counter.

 Table 113. Prescale registers (TMR16B0PR, address 0x4000 C00C and TMR16B1PR 0x4001 000C) bit description

Bit	Symbol	Description	Reset value
15:0	PR	Prescale counter max value.	0
31:16	-	Reserved.	-

### 12.7.5 Prescale Counter register

The 16-bit Prescale Counter controls division of PCLK by some constant value before it is applied to the Timer Counter. This allows control of the relationship between the resolution of the timer and the maximum time before the timer overflows. The Prescale Counter is incremented on every PCLK. When it reaches the value stored in the Prescale Register, the Timer Counter is incremented, and the Prescale Counter is reset on the next PCLK. This causes the TC to increment on every PCLK when PR = 0, every 2 PCLKs when PR = 1, etc.

# Table 114: Prescale counter registers (TMR16B0PC, address 0x4001 C010 and TMR16B1PC 0x4000 0010) bit description

Bit	Symbol	Description	Reset value
15:0	PC	prescale counter value.	0
31:16	-	Reserved.	-

### 12.7.6 Match Control Register

The Match Control Register is used to control what operations are performed when one of the Match Registers matches the Timer Counter. The function of each of the bits is shown in Table 115.

 Table 115.
 Match Control Register (TMR16B0MCR - address 0x4000 C014 and TMR16B1MCR - address 0x4001 0014) bit description

Bit	Symbol	Value	Description	Reset value
0	MR0I		Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC.	0
		1	Enabled	
		0	Disabled	

Bit	Symbol	Value	Description	Reset value	
1	MR0R		Reset on MR0: the TC will be reset if MR0 matches it.	0	
		1	Enabled		
		0	Disabled		
2	MR0S	MR0S		Stop on MR0: the TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC.	0
		1	Enabled		
		0	Disabled		
3 M	MR1I		Interrupt on MR1: an interrupt is generated when MR1 matches the value in the TC.	0	
		1	Enabled		
		0	Disabled		
4	MR1R		Reset on MR1: the TC will be reset if MR1 matches it.	0	
		1	Enabled		
		0	Disabled		
5 M	MR1S		Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.	0	
		1	Enabled		
		0	Disabled		
6	MR2I		Interrupt on MR2: an interrupt is generated when MR2 matches the value in the TC.	0	
		1	Enabled		
		0	Disabled		
7	MR2R		Reset on MR2: the TC will be reset if MR2 matches it.	0	
		1	Enabled		
		0	Disabled		
8	MR2S		Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.	0	
		1	Enabled		
		0	Disabled		
9	MR3I		Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC.	0	
		1	Enabled		
		0	Disabled		
10	MR3R		Reset on MR3: the TC will be reset if MR3 matches it.	0	
		1	Enabled		
		0	Disabled		

# Table 115. Match Control Register (TMR16B0MCR - address 0x4000 C014 and TMR16B1MCR - address 0x4001 0014) bit description ...continued

Bit	Symbol	Value	Description	Reset value
11	MR3S		Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.	0
		1	Enabled	
		0	Disabled	
31:12	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

# Table 115. Match Control Register (TMR16B0MCR - address 0x4000 C014 and TMR16B1MCR - address 0x4001 0014) bit description ...continued

### 12.7.7 Match Registers 0 to 3

The Match register values are continuously compared to the Timer Counter value. When the two values are equal, actions can be triggered automatically. The action possibilities are to generate an interrupt, reset the Timer Counter, or stop the timer. Actions are controlled by the settings in the MCR register.

# Table 116: Match registers (TMR16B0MR0 to 3, addresses 0x4000 C018 to 24 and<br/>TMR16B1MR0 to 3, addresses 0x4001 0018 to 24) bit description

Bit	Symbol	Description	Reset value
15:0	MATCH	Timer counter match value.	0
31:16	-	Reserved.	-

### 12.7.8 External Match Register

The External Match Register provides both control and status of the external match channels and external match pins CT16B0\_MAT[2:0] and CT16B1\_MAT[1:0].

If the match outputs are configured as PWM output in the PWMCON registers (<u>Section 12.7.9</u>), the function of the external match registers is determined by the PWM rules (<u>Section 12.7.10</u> "Rules for single edge controlled PWM outputs" on page 122).

# Table 117. External Match Register (TMR16B0EMR - address 0x4000 C03C and TMR16B1EMR - address 0x4001 003C) bit description

Bit	Symbol	Value	Description	Reset value
0	EMO		External Match 0. This bit reflects the state of output CT16B0_MAT0/CT16B1_MAT0, whether or not this output is connected to its pin. When a match occurs between the TC and MR0, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[5:4] control the functionality of this output. This bit is driven to the CT16B0_MAT0/CT16B1_MAT0 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).	0
1	EM1		External Match 1. This bit reflects the state of output CT16B0_MAT1/CT16B1_MAT1, whether or not this output is connected to its pin. When a match occurs between the TC and MR1, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[7:6] control the functionality of this output. This bit is driven to the CT16B0_MAT1/CT16B1_MAT1 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).	0
2	EM2		External Match 2. This bit reflects the state of output match channel 2, whether or not this output is connected to its pin. When a match occurs between the TC and MR2, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[9:8] control the functionality of this output. Note that on counter/timer 0 this match channel is not pinned out. This bit is driven to the CT16B1_MAT2 pin if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).	0
3	EM3		External Match 3. This bit reflects the state of output of match channel 3. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10] control the functionality of this output. There is no output pin available for this channel on either of the 16-bit timers.	0
5:4	EMC0		External Match Control 0. Determines the functionality of External Match 0.	00
		0x0	Do Nothing.	
		0x1	Clear the corresponding External Match bit/output to 0 (CT16Bn_MATm pin is LOW if pinned out).	
		0x2	Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).	
		0x3	Toggle the corresponding External Match bit/output.	
7:6	EMC1		External Match Control 1. Determines the functionality of External Match 1.	00
		0x0	Do Nothing.	
		0x1	Clear the corresponding External Match bit/output to 0 (CT16Bn_MATm pin is LOW if pinned out).	
		0x2	Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).	
		0x3	Toggle the corresponding External Match bit/output.	
9:8	EMC2		External Match Control 2. Determines the functionality of External Match 2.	00
		0x0	Do Nothing.	
		0x1	Clear the corresponding External Match bit/output to 0 (CT16Bn_MATm pin is LOW if pinned out).	
		0x2	Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).	
		0x3	Toggle the corresponding External Match bit/output.	

# Table 117. External Match Register (TMR16B0EMR - address 0x4000 C03C and TMR16B1EMR - address 0x4001 003C) bit description

Bit	Symbol	Value	Description	Reset value
11:10	EMC3		External Match Control 3. Determines the functionality of External Match 3.	00
		0x0	Do Nothing.	
		0x1	Clear the corresponding External Match bit/output to 0 (CT16Bn_MATm pin is LOW if pinned out).	
		0x2	Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).	
				0x3
31:12	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

### Table 118. External match control

EMR[11:10], EMR[9:8], EMR[7:6], or EMR[5:4]	Function
00	Do Nothing.
01	Clear the corresponding External Match bit/output to 0 (CT16Bn_MATm pin is LOW if pinned out).
10	Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).
11	Toggle the corresponding External Match bit/output.

### 12.7.9 PWM Control register (TMR16B0PWMC and TMR16B1PWMC)

The PWM Control Register is used to configure the match outputs as PWM outputs. Each match output can be independently set to perform either as PWM output or as match output whose function is controlled by the External Match Register (EMR).

For timer 0, three single-edge controlled PWM outputs can be selected on the CT16B0\_MAT[2:0] outputs. For timer 1, two single-edged PWM outputs can be selected on the CT16B1\_Mat[1:0] outputs. One additional match register determines the PWM cycle length. When a match occurs in any of the other match registers, the PWM output is set to HIGH. The timer is reset by the match register that is configured to set the PWM cycle length. When the timer is reset to zero, all currently HIGH match outputs configured as PWM outputs are cleared.

### Table 119. PWM Control Register (TMR16B0PWMC - address 0x4000 C074 and TMR16B1PWMC- address 0x4001 0074) bit description

Bit	Symbol	Description	Reset value				
0	PWMEN0	When one, PWM mode is enabled for CT16Bn_MAT0. When zero, CT16Bn_MAT0 is controlled by EM0.	0				
1	PWMEN1	When one, PWM mode is enabled for CT16Bn_MAT1. When zero, CT16Bn_MAT1 is controlled by EM1.	0				


		, ·	
Bit	Symbol	Description	Reset value
2	PWMEN2	When one, PWM mode is enabled for match channel 2 or pin CT16B0_MAT2. When zero, match channel 2 or pin CT16B0_MAT2 is controlled by EM2. Match channel 2 is not pinned out on timer 1.	0
3	PWMEN3	When one, PWM mode is enabled for match channel 3. When zero, match channel 3 is controlled by EM3.	0
		<b>Note:</b> It is recommended to use to set the PWM cycle because it is not pinned out.	
31:4	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

# Table 119. PWM Control Register (TMR16B0PWMC - address 0x4000 C074 and TMR16B1PWMC- address 0x4001 0074) bit description

## 12.7.10 Rules for single edge controlled PWM outputs

- 1. All single edge controlled PWM outputs go LOW at the beginning of each PWM cycle (timer is set to zero) unless their match value is equal to zero.
- Each PWM output will go HIGH when its match value is reached. If no match occurs (i.e. the match value is greater than the PWM cycle length), the PWM output remains continuously LOW.
- 3. If a match value larger than the PWM cycle length is written to the match register, and the PWM signal is HIGH already, then the PWM signal will be cleared on the next start of the next PWM cycle.
- 4. If a match register contains the same value as the timer reset value (the PWM cycle length), then the PWM output will be reset to LOW on the next clock tick. Therefore, the PWM output will always consist of a one clock tick wide positive pulse with a period determined by the PWM cycle length (i.e. the timer reload value).
- 5. If a match register is set to zero, then the PWM output will go to HIGH the first time the timer goes back to zero and will stay HIGH continuously.

**Note:** When the match outputs are selected to serve as PWM outputs, the timer reset (MRnR) and timer stop (MRnS) bits in the Match Control Register MCR must be set to 0 except for the match register setting the PWM cycle length. For this register, set the MRnR bit to 1 to enable the timer reset when the timer value matches the value of the corresponding match register.




# **12.8 Example timer operation**

Figure 25 shows a timer configured to reset the count and generate an interrupt on match. The prescaler is set to 2 and the match register set to 6. At the end of the timer cycle where the match occurs, the timer count is reset. This gives a full length cycle to the match value. The interrupt indicating that a match occurred is generated in the next clock after the timer reached the match value.

<u>Figure 26</u> shows a timer configured to stop and generate an interrupt on match. The prescaler is again set to 2 and the match register set to 6. In the next clock after the timer reaches the match value, the timer enable bit in TCR is cleared, and the interrupt indicating that a match occurred is generated.

PCLK	
prescale counter	
timer counter	
timer counter reset	
interrupt	


Fig 25. A timer cycle in which PR=2, MRx=6, and both interrupt and reset on match are enabled



**User manual** 

UM10429

## **12.9 Architecture**



The block diagram for counter/timer0 and counter/timer1 is shown in Figure 27.

# **UM10429**

Chapter 13: LPC11102/04 32-bit counter/timers (CT32B0/1)

Rev. 6 — 12 March 2013

User manual

# 13.1 How to read this chapter

The 32-bit timer 0 does not contain capture inputs and operates in timer mode only. The 32-bit timer 1 contains one capture channel corresponding to one capture input.

## **13.2 Basic configuration**

The CT32B0/1 are configured using the following registers:

- 1. Pins: The CT32B0/1 pins must be configured in the IOCONFIG register block (Table 50).
- Power and peripheral clock: In the SYSAHBCLKCTRL register, set bit 9 and bit 10 (Table 19).

## 13.3 Features

- Two 32-bit counter/timers with a programmable 32-bit prescaler.
- Counter or Timer operation.
- One 32-bit capture channel that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Four external outputs corresponding to match registers with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- For each timer, up to four match registers can be configured as PWM allowing to use up to three match outputs as single edge controlled PWM outputs.

# **13.4 Applications**

- Interval timer for counting internal events
- Pulse Width Demodulator via capture input
- Free running timer
- Pulse Width Modulator via match outputs

## **13.5 Description**

Each Counter/timer is designed to count cycles of the peripheral clock (PCLK) or an externally supplied clock and can optionally generate interrupts or perform other actions at specified timer values based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

In PWM mode, three match registers can be used to provide a single-edge controlled PWM output on the match output pins. One match register is used to control the PWM cycle length.

Remark: 32-bit counter/timer0 (CT32B0) and 32-bit counter/timer1 (CT32B1) are functionally identical except for the peripheral base address.

## 13.6 Pin description

Table 120 gives a brief summary of each of the counter/timer related pins.

Table 120. Counter/til	nei pin desci	iption	
Pin	Peripheral	Туре	Description
CT32B1_CAP0	CT32B1	Input	Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt.
			The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see <u>Section 13.7.11</u> <u>"Count Control Register (TMR32B1TCR)" on page 134</u> .
n/a	CT32B0	Input	No inputs available
CT32B0_MAT[3, 1, 0]	CT32B1	Output	External Match Output of CT32B0/1: When a match register TMR32B0/1MR3:0 equals the timer counter (TC),
CT32B1_MAT[2:0]	CT32B0	Output	this output can either toggle, go LOW, go HIGH, or do nothing. The External Match Register (EMR) and the PWM Control register (PWMCON) control the functionality of this output.

### Table 120. Counter/timer pin description

# **13.7 Register description**

32-bit counter/timer0 contains the registers shown in Table 121 and 32-bit counter/timer1 contains the registers shown in Table 122. More detailed descriptions follow.

Table 121. Register overview: 32-bit counter/timer 0 CT32B0 (base address 0x4001 4000)

Name	Access	Address offset	Description	Reset value <sup>[1]</sup>
TMR32B0IR	R/W	0x000	Interrupt Register (IR). The IR can be written to clear interrupts. The IR can be read to identify which of five possible interrupt sources are pending.	0
TMR32B0TCR	R/W	0x004	Timer Control Register (TCR). The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR.	0
TMR32B0TC	R/W	0x008	Timer Counter (TC). The 32-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR.	0
UM10429			All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013	3. All rights reserved

Table 121. Register overview: 32-bit counter/timer 0 CT32B0 (base address 0x4001 4000)contin	ued
--	-----

Name	Access	Address offset	Description	Reset value <sup>[1]</sup>
TMR32B0PR	R/W	0x00C	Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.	0
TMR32B0PC	R/W	0x010	Prescale Counter (PC). The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface.	0
TMR32B0MCR	R/W	0x014	Match Control Register (MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.	0
TMR32B0MR0	R/W	0x018	Match Register 0 (MR0). MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC.	0
TMR32B0MR1	R/W	0x01C	Match Register 1 (MR1). See MR0 description.	0
TMR32B0MR2	R/W	0x020	Match Register 2 (MR2). See MR0 description.	0
TMR32B0MR3	R/W	0x024	Match Register 3 (MR3). See MR0 description.	0
-	-	0x028	Reserved	-
-	-	0x02C	Reserved	-
TMR32B0EMR	R/W	0x03C	External Match Register (EMR). The EMR controls the match function and the external match pins CT32B0_MAT[3:0].	0
-	-	0x040 - 0x06C	Reserved	-
-	-	0x070	Reserved	-
TMR32B0PWMC	R/W	0x074	PWM Control Register (PWMCON). The PWMCON enables PWM mode for the external match pins CT32B0_MAT[3:0].	0

[1] Reset value reflects the data stored in used bits only. It does not include reserved bits content.

### Table 122. Register overview: 32-bit counter/timer 1 CT32B1 (base address 0x4001 8000)

•				
Name	Access	Address offset	Description	Reset value <sup>[1]</sup>
TMR32B1IR	R/W	0x000	Interrupt Register (IR). The IR can be written to clear interrupts. The IR can be read to identify which of five possible interrupt sources are pending.	0
TMR32B1TCR	R/W	0x004	Timer Control Register (TCR). The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR.	0
TMR32B1TC	R/W	0x008	Timer Counter (TC). The 32-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR.	0
TMR32B1PR	R/W	0x00C	Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.	0
TMR32B1PC	R/W	0x010	Prescale Counter (PC). The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface.	0
TMR32B1MCR	R/W	0x014	Match Control Register (MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.	0

Name	Access	Address offset	Description	Reset value <mark>[1]</mark>
TMR32B1MR0	R/W	0x018	Match Register 0 (MR0). MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC.	0
TMR32B1MR1	R/W	0x01C	Match Register 1 (MR1). See MR0 description.	0
TMR32B1MR2	R/W	0x020	Match Register 2 (MR2). See MR0 description.	0
TMR32B1MR3	R/W	0x024	Match Register 3 (MR3). See MR0 description.	0
TMR32B1CCR	R/W	0x028	Capture Control Register (CCR). The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place.	0
TMR32B1CR0	RO	0x02C	Capture Register 0 (CR0). CR0 is loaded with the value of TC when there is an event on the CT32B1_CAP0 input.	0
TMR32B1EMR	R/W	0x03C	External Match Register (EMR). The EMR controls the match function and the external match pins CT32B1_MAT[3:0].	0
-	-	0x040 - 0x06C	reserved	-
TMR32B1CTCR	R/W	0x070	Count Control Register (CTCR). The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting.	0
TMR32B1PWMC	R/W	0x074	PWM Control Register (PWMCON). The PWMCON enables PWM mode for the external match pins CT32B1_MAT[3:0].	0

#### Table 122. Register overview: 32-bit counter/timer 1 CT32B1 (base address 0x4001 8000) ... continued

[1] Reset value reflects the data stored in used bits only. It does not include reserved bits content.

### 13.7.1 Interrupt Register (TMR32B0IR and TMR32B1IR)

The Interrupt Register consists of four bits for the match interrupts and one bit for the capture interrupts. If an interrupt is generated then the corresponding bit in the IR will be HIGH. Otherwise, the bit will be LOW. Writing a logic one to the corresponding IR bit will reset the interrupt. Writing a zero has no effect.

# Table 123. Interrupt Register (TMR32B0IR - address 0x4001 4000 and TMR32B1IR - address 0x4001 8000) bit description

Bit	Symbol	Description	Reset value
0	MR0INT	Interrupt flag for match channel 0.	0
1	MR1INT	Interrupt flag for match channel 1.	0
2	MR2INT	Interrupt flag for match channel 2.	0
3	MR3INT	Interrupt flag for match channel 3.	0
4	CR0INT	Interrupt flag for capture channel 0 event.	0
31:5	-	Reserved	-

### 13.7.2 Timer Control Register (TMR32B0TCR and TMR32B1TCR)

The Timer Control Register (TCR) is used to control the operation of the counter/timer.

	address 0x4001 0004) bit description					
Bit	Symbol	Description	Reset value			
0	CEN	Counter Enable When one, the Timer Counter and Prescale Counter are enabled for counting. When zero, the counters are disabled.	0			
1	CRST	Counter Reset When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.	0			
31:2	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA			

# Table 124. Timer Control Register (TMR32B0TCR - address 0x4001 4004 and TMR32B1TCR - address 0x4001 8004) bit description

# 13.7.3 Timer Counter (TMR32B0TC - address 0x4001 4008 and TMR32B1TC - address 0x4001 8008)

The 32-bit Timer Counter is incremented when the Prescale Counter reaches its terminal count. Unless it is reset before reaching its upper limit, the TC will count up through the value 0xFFFF FFFF and then wrap back to the value 0x0000 0000. This event does not cause an interrupt, but a Match register can be used to detect an overflow if needed.

Table 125. Timer counter registers (TMR32B0TC, address 0x4001 4008 and TMR32B1TC 0x4001 8008) bit description

Bit	Symbol	Description	Reset value
31:0	TC	Timer counter value.	0

# 13.7.4 Prescale Register (TMR32B0PR - address 0x4001 400C and TMR32B1PR - address 0x4001 800C)

The 32-bit Prescale Register specifies the maximum value for the Prescale Counter.

# Table 126. Prescale registers (TMR32B0PR, address 0x4001 400C and TMR32B1PR0x4001 800C) bit description

Bit	Symbol	Description	Reset value
31:0	PR	Prescale counter max value.	0

# 13.7.5 Prescale Counter Register (TMR32B0PC - address 0x4001 4010 and TMR32B1PC - address 0x4001 8010)

The 32-bit Prescale Counter controls division of PCLK by some constant value before it is applied to the Timer Counter. This allows control of the relationship between the resolution of the timer and the maximum time before the timer overflows. The Prescale Counter is incremented on every PCLK. When it reaches the value stored in the Prescale Register, the Timer Counter is incremented, and the Prescale Counter is reset on the next PCLK. This causes the TC to increment on every PCLK when PR = 0, every 2 PCLKs when PR = 1, etc.

# Table 127. Prescale registers (TMR32B0PC, address 0x4001 4010 and TMR32B1PC 0x4001 8010) bit description

Bit	Symbol	Description	Reset value
31:0	PC	Timer prescale counter value.	0

### 13.7.6 Match Control Register (TMR32B0MCR and TMR32B1MCR)

The Match Control Register is used to control what operations are performed when one of the Match Registers matches the Timer Counter. The function of each of the bits is shown in Table 128.

# Table 128. Match Control Register (TMR32B0MCR - address 0x4001 4014 and TMR32B1MCR - address 0x4001 8014) bit description

Bit	Symbol	Value	Description	Reset value
0	MR0I		Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC.	0
		1	Enabled	
		0	Disabled	
1	MR0R		Reset on MR0: the TC will be reset if MR0 matches it.	0
		1	Enabled	
		0	Disabled	
2	MR0S		Stop on MR0: the TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC.	0
		1	Enabled	
		0	Disabled	
3	MR1I		Interrupt on MR1: an interrupt is generated when MR1 matches the value in the TC.	0
		1	Enabled	
		0	Disabled	
4	MR1R		Reset on MR1: the TC will be reset if MR1 matches it.	0
		1	Enabled	
		0	Disabled	
5	MR1S		Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.	0
		1	Enabled	
		0	Disabled	
6	MR2I		Interrupt on MR2: an interrupt is generated when MR2 matches the value in the TC.	0
		1	Enabled	
		0	Disabled	
7	MR2R		Reset on MR2: the TC will be reset if MR2 matches it.	0
		1	Enabled	
		0	Disabled	
8	MR2S		Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.	0
		1	Enabled	
		0	Disabled	

# Table 128. Match Control Register (TMR32B0MCR - address 0x4001 4014 and TMR32B1MCR - address 0x4001 8014) bit description

Bit	Symbol	Value	Description	Reset value
9	MR3I		Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC.	0
		1	Enabled	
		0	Disabled	
10	MR3R		Reset on MR3: the TC will be reset if MR3 matches it.	0
		1	Enabled	
		0	Disabled	
11	MR3S		Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.	0
		1	Enabled	
		0	Disabled	
31:12	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

### 13.7.7 Match Registers (TMR32B0MR0/1/2/3 and TMR32B1MR0/1/2/3)

The Match register values are continuously compared to the Timer Counter value. When the two values are equal, actions can be triggered automatically. The action possibilities are to generate an interrupt, reset the Timer Counter, or stop the timer. Actions are controlled by the settings in the MCR register.

# Table 129. Match registers (TMR32B0MR0 to 3, addresses 0x4001 4018 to 24 and TMR32B1MR0 to 3, addresses 0x4001 8018 to 24) bit description

Bit	Symbol	Description	Reset value
31:0	MATCH	Timer counter match value.	0

### 13.7.8 Capture Control Register (TMR32B1CCR)

The Capture Control Register is used to control whether the Capture Register is loaded with the value in the Timer Counter when the capture event occurs, and whether an interrupt is generated by the capture event. Setting both the rising and falling bits at the same time is a valid configuration, resulting in a capture event for both edges. In the description below, "n" represents the Timer number, 0 or 1.

### Table 130. Capture Control Register (TMR32B1CCR - address 0x4001 8028) bit description

Bit	Symbol	Value	Description	Reset value	
0	CAPORE		Capture on CT32Bn_CAP0 rising edge: a sequence of 0 then 1 on CT32Bn_CAP0 will cause CR0 to be loaded with the contents of TC.	0	
			1	Enabled	
		0	Disabled		
1			Capture on CT32Bn_CAP0 falling edge: a sequence of 1 then 0 on CT32Bn_CAP0 will cause CR0 to be loaded with the contents of TC.	0	
		1	Enabled		
		Disabled			

Bit	Symbol	Value	Description	Reset value	
2	CAP0I		vanterrupt on CT32Bn_CAP0 event: a CR0 load due to a CT32Bn_CAP0 event will 0 enerate an interrupt. inabled		
		1	Enabled		
		0	Disabled		
31:3	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA	

#### Table 130. Capture Control Register (TMR32B1CCR - address 0x4001 8028) bit description

### 13.7.9 Capture Register (TMR32B1CR0 - address 0x4001 802C)

Each Capture register is associated with a device pin and may be loaded with the Timer Counter value when a specified event occurs on that pin. The settings in the Capture Control Register register determine whether the capture function is enabled, and whether a capture event happens on the rising edge of the associated pin, the falling edge, or on both edges.

### Table 131. Capture registers (TMR32B1CR0, addresses 0x4001 802C) bit description

Bit	Symbol	Description	Reset value
31:0	CAP	Timer counter capture value.	0

### 13.7.10 External Match Register (TMR32B0EMR and TMR32B1EMR)

The External Match Register provides both control and status of the external match pins CAP32Bn\_MAT[3:0].

If the match outputs are configured as PWM output, the function of the external match registers is determined by the PWM rules (<u>Section 13.7.13 "Rules for single edge</u> controlled PWM outputs" on page 135).

# Table 132. External Match Register (TMR32B0EMR - address 0x4001 403C and TMR32B1EMR - address0x4001 803C) bit description

Bit	Symbol Value	Description	Reset value
0	EMO	External Match 0. This bit reflects the state of output CT32Bn_MAT0, whether or not this output is connected to its pin. When a match occurs between the TC and MR0, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[5:4] control the functionality of this output. This bit is driven to the CT32B0_MAT0/CT16B1_MAT0 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).	0
1	EM1	External Match 1. This bit reflects the state of output CT32Bn_MAT1, whether or not this output is connected to its pin. When a match occurs between the TC and MR1, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[7:6] control the functionality of this output. This bit is driven to the CT32B0_MAT1/CT16B1_MAT1 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).	0
2	EM2	External Match 2. This bit reflects the state of output CT32Bn_MAT2, whether or not this output is connected to its pin. When a match occurs between the TC and MR2, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[9:8] control the functionality of this output. This bit is driven to the CT32B0_MAT2/CT16B1_MAT2 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).	0

# Table 132. External Match Register (TMR32B0EMR - address 0x4001 403C and TMR32B1EMR - address0x4001 803C) bit description

Bit	Symbol	Value	Description	Reset value		
3	EM3		External Match 3. This bit reflects the state of output CT32Bn_MAT3, whether or not this output is connected to its pin. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10] control the functionality of this output. This bit is driven to the CT32B0_MAT3/CT16B1_MAT3 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).	0		
5:4	EMC0		External Match Control 0. Determines the functionality of External Match 0.	00		
		00	Do Nothing.			
		01	Clear the corresponding External Match bit/output to 0 (CT32Bn_MATm pin is LOW if pinned out).			
		10	Set the corresponding External Match bit/output to 1 (CT32Bn_MATm pin is HIGH if pinned out).			
		11	Toggle the corresponding External Match bit/output.			
7:6	EMC1		External Match Control 1. Determines the functionality of External Match 1.	00		
		00	Do Nothing.			
				01	Clear the corresponding External Match bit/output to 0 (CT32Bn_MATm pin is LOW if pinned out).	
		10	Set the corresponding External Match bit/output to 1 (CT32Bn_MATm pin is HIGH if pinned out).			
		11	Toggle the corresponding External Match bit/output.			
9:8	EMC2		External Match Control 2. Determines the functionality of External Match 2.	00		
		00	Do Nothing.			
		01	Clear the corresponding External Match bit/output to 0 (CT32Bn_MATm pin is LOW if pinned out).			
		10	Set the corresponding External Match bit/output to 1 (CT32Bn_MATm pin is HIGH if pinned out).			
		11	Toggle the corresponding External Match bit/output.			
11:10	EMC3		External Match Control 3. Determines the functionality of External Match 3.	00		
		00	Do Nothing.			
		01	Clear the corresponding External Match bit/output to 0 (CT32Bn_MATm pin is LOW if pinned out).			
		10	Set the corresponding External Match bit/output to 1 (CT32Bn_MATm pin is HIGH if pinned out).			
		11	Toggle the corresponding External Match bit/output.			
31:12	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA		

### Table 133. External match control

EMR[11:10], EMR[9:8], EMR[7:6], or EMR[5:4]	Function
00	Do Nothing.

EMR[11:10], EMR[9:8],	Function	
EMR[7:6], or EMR[5:4]		
01	Clear the corresponding External Match bit/output to 0 (CT32Bn_MATm pin is LOW if pinned out).	
10	Set the corresponding External Match bit/output to 1 (CT32Bn_MATm pin is HIGH if pinned out).	
11	Toggle the corresponding External Match bit/output.	

#### Table 133 External match control

### 13.7.11 Count Control Register (TMR32B1TCR)

The Count Control Register (CTCR) is used to select between Timer and Counter mode, and in Counter mode to select the pin and edge(s) for counting.

When Counter Mode is chosen as a mode of operation, the CAP input (selected by the CTCR bits 3:2) is sampled on every rising edge of the PCLK clock. After comparing two consecutive samples of this CAP input, one of the following four events is recognized: rising edge, falling edge, either of edges or no changes in the level of the selected CAP input. Only if the identified event occurs, and the event corresponds to the one selected by bits 1:0 in the CTCR register, will the Timer Counter register be incremented.

Effective processing of the externally supplied clock to the counter has some limitations. Since two successive rising edges of the PCLK clock are used to identify only one edge on the CAP selected input, the frequency of the CAP input can not exceed one half of the PCLK clock. Consequently, duration of the HIGH/LOW levels on the same CAP input in this case can not be shorter than  $1/(2 \times PCLK)$ .

#### Bit Description Symbol Value Reset value Counter/Timer Mode. This field selects which rising PCLK 1:0 CTM 00 edges can increment Timer's Prescale Counter (PC), or clear PC and increment Timer Counter (TC). 0x0 Timer Mode: every rising PCLK edge 0x1 Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2. 0x2 Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2. 0x3 Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2. 3:2 CIS Count Input Select. When bits 1:0 in this register are not 00, 00 these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000. 0x1 - 0x3 reserved. CT32Bn\_CAP0 0x0 31:4 \_ Reserved, user software should not write ones to reserved NA bits. The value read from a reserved bit is not defined.

#### Table 134. Count Control Register (TMR32B1TCR - address 0x4001 8070) bit description

### 13.7.12 PWM Control Register (TMR32B0PWMC and TMR32B1PWMC)

The PWM Control Register is used to configure the match outputs as PWM outputs. Each match output can be independently set to perform either as PWM output or as match output whose function is controlled by the External Match Register (EMR).

For each timer, a maximum of three-single edge controlled PWM outputs can be selected on the MATn[2:0] outputs. One additional match register determines the PWM cycle length. When a match occurs in any of the other match registers, the PWM output is set to HIGH. The timer is reset by the match register that is configured to set the PWM cycle length. When the timer is reset to zero, all currently HIGH match outputs configured as PWM outputs are cleared.


# Table 135. PWM Control Register (TMR32B0PWMC - 0x4001 4074 and TMR32B1PWMC - 0x4001 8074) bit description

Bit	Symbol	Description	Reset value		
0	PWMEN0	When one, PWM mode is enabled for CT32Bn_MAT0. When zero, CT32Bn_MAT0 is controlled by EM0.	0		
1	PWMEN1	When one, PWM mode is enabled for CT32Bn_MAT1. When zero, CT32Bn_MAT1 is controlled by EM1.	0		
2	PWMEN2	When one, PWM mode is enabled for CT32Bn_MAT2. When zero, CT32Bn_MAT2 is controlled by EM2.	0		
3	PWMEN3	When one, PWM mode is enabled for CT32Bn_MAT3. When zero, CT32Bn_MAT3 is controlled by EM3.	0		
		<b>Note:</b> It is recommended to use match channel 3 to set the PWM cycle.			
31:4	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA		

### 13.7.13 Rules for single edge controlled PWM outputs

- 1. All single edge controlled PWM outputs go LOW at the beginning of each PWM cycle (timer is set to zero) unless their match value is equal to zero.
- 2. Each PWM output will go HIGH when its match value is reached. If no match occurs (i.e. the match value is greater than the PWM cycle length), the PWM output remains continuously LOW.
- 3. If a match value larger than the PWM cycle length is written to the match register, and the PWM signal is HIGH already, then the PWM signal will be cleared with the start of the next PWM cycle.
- 4. If a match register contains the same value as the timer reset value (the PWM cycle length), then the PWM output will be reset to LOW on the next clock tick after the timer reaches the match value. Therefore, the PWM output will always consist of a one clock tick wide positive pulse with a period determined by the PWM cycle length (i.e. the timer reload value).
- 5. If a match register is set to zero, then the PWM output will go to HIGH the first time the timer goes back to zero and will stay HIGH continuously.


**Note:** When the match outputs are selected to function as PWM outputs, the timer reset (MRnR) and timer stop (MRnS) bits in the Match Control Register MCR must be set to 0 except for the match register setting the PWM cycle length. For this register, set the MRnR bit to 1 to enable the timer reset when the timer value matches the value of the corresponding match register.




## **13.8 Example timer operation**

Figure 29 shows a timer configured to reset the count and generate an interrupt on match. The prescaler is set to 2 and the match register set to 6. At the end of the timer cycle where the match occurs, the timer count is reset. This gives a full length cycle to the match value. The interrupt indicating that a match occurred is generated in the next clock after the timer reached the match value.


Figure 30 shows a timer configured to stop and generate an interrupt on match. The prescaler is again set to 2 and the match register set to 6. In the next clock after the timer reaches the match value, the timer enable bit in TCR is cleared, and the interrupt indicating that a match occurred is generated.





# **13.9 Architecture**

The block diagram for 32-bit counter/timer0 and 32-bit counter/timer1 is shown in Figure 31.



UM10429

# UM10429

Chapter 14: LPC1102/04 Windowed WatchDog Timer (WDT)

Rev. 6 — 12 March 2013

User manual

# 14.1 How to read this chapter

The Windowed WDT block is implemented on the LPC1102 and LPC1104.

## 14.2 Basic configuration

The WDT is configured using the following registers:

- 1. Pins: The WDT uses no external pins.
- 2. Power: In the SYSAHBCLKCTRL register, set bit 15 (Table 19).
- 3. Peripheral clock: Select the watchdog clock source <u>Table 23</u>) and enable the WDT peripheral clock by writing to the WDTCLKDIV register (<u>Table 25</u>).

**Remark:** The frequency of the watchdog oscillator is undefined after reset. The watchdog oscillator frequency must be programmed by writing to the WDTOSCCTRL register (see <u>Table 11</u>) before using the watchdog oscillator as clock source for the WDT.

- 4. Lock features: Once the watchdog timer is enabled by setting the WDEN bit in the WDMOD register, the following lock features are in effect:
  - a. The WDEN bit cannot be changed to 0, that is the WDT cannot be disabled.
  - b. The watch dog clock source cannot be changed. If the WDT is needed in Deep-sleep mode, select the watch dog oscillator as the clock source before setting the WDEN bit.

## 14.3 Features

- Internally resets chip if not reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time-out period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Programmable 24-bit timer with internal fixed pre-scaler.
- Selectable time period from 1,024 watchdog clocks (T<sub>WDCLK</sub> × 256 × 4) to over 67 million watchdog clocks (T<sub>WDCLK</sub> × 2<sup>24</sup> × 4) in increments of 4 watchdog clocks.
- "Safe" watchdog operation. Once enabled, requires a hardware reset or a Watchdog reset to be disabled.
- A dedicated on-chip watchdog oscillator provides a reliable clock source that cannot be turned off when the Watchdog Timer is running.
- Incorrect feed sequence causes immediate watchdog reset if the watchdog is enabled.
- The watchdog reload value can optionally be protected such that it can only be changed after the "warning interrupt" time is reached.
- Flag to indicate Watchdog reset.

UM10429

### Chapter 14: LPC1102/04 Windowed WatchDog Timer (WDT)

## **14.4 Applications**

The purpose of the Watchdog Timer is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, a watchdog event will be generated if the user program fails to feed (or reload) the Watchdog within a predetermined amount of time. The Watchdog event will cause a chip reset if configured to do so.

When a watchdog window is programmed, an early watchdog feed is also treated as a watchdog event. This allows preventing situations where a system failure may still feed the watchdog. For example, application code could be stuck in an interrupt service that contains a watchdog feed. Setting the window such that this would result in an early feed will generate a watchdog event, allowing for system recovery.

## 14.5 General description


The Watchdog consists of a fixed divide-by-4 pre-scaler and a 24-bit counter which decrements when clocked. The minimum value from which the counter decrements is 0xFF. Setting a value lower than 0xFF causes 0xFF to be loaded in the counter. Hence the minimum Watchdog interval is ( $T_{WDCLK} \times 256 \times 4$ ) and the maximum Watchdog interval is ( $T_{WDCLK} \times 2^{24} \times 4$ ) in multiples of ( $T_{WDCLK} \times 4$ ). The Watchdog should be used in the following manner:

- Set the Watchdog timer constant reload value in WDTC register.
- Setup the Watchdog timer operating mode in WDMOD register.
- Set a value for the watchdog window time in WDWINDOW register if windowed operation is required.
- Set a value for the watchdog warning interrupt in the WDWARNINT register if a warning interrupt is required.
- Enable the Watchdog by writing 0xAA followed by 0x55 to the WDFEED register.
- The Watchdog must be fed again before the Watchdog counter reaches zero in order to prevent a watchdog event. If a window value is programmed, the feed must also occur after the watchdog counter passes that value.

When the Watchdog Timer is configured so that a watchdog event will cause a reset and the counter reaches zero, the CPU will be reset, loading the stack pointer and program counter from the vector table as in the case of external reset. The Watchdog time-out flag (WDTOF) can be examined to determine if the Watchdog has caused the reset condition. The WDTOF flag must be cleared by software.

When the Watchdog Timer is configured to generate a warning interrupt, the interrupt will occur when the counter matches the value defined by the WDWARNINT register.

The block diagram of the Watchdog is shown below in the <u>Figure 32</u>. The synchronization logic (PCLK - WDCLK) is not shown in the block diagram.



## 14.6 Clock control

The watchdog timer block uses two clocks: PCLK and WDCLK. PCLK is used for the APB accesses to the watchdog registers and is derived from the system clock (see Figure 3). The WDCLK is used for the watchdog timer counting and is derived from the WDT clock divider in Figure 3. Several clocks can be used as a clock source for wdt\_clk clock: the IRC, the watchdog oscillator, and the main clock. The clock source is selected in the syscon block (see Table 22). The WDCLK has its own clock divider (Table 24) which can also disable this clock.

There is some synchronization logic between these two clock domains. When the WDMOD and WDTC registers are updated by APB operations, the new value will take effect in 3 WDCLK cycles on the logic in the WDCLK clock domain. When the watchdog timer is counting on WDCLK, the synchronization logic will first lock the value of the counter on WDCLK and then synchronize it with the PCLK for reading as the WDTV register by the CPU.

The watchdog oscillator can be powered down in the PDRUNCFG register (<u>Table 39</u>) if it is not used. The clock to the watchdog register block (PCLK) can be disabled in the SYSAHBCLKCTRL register (<u>Table 19</u>) for power savings.

**Remark:** The frequency of the watchdog oscillator is undefined after reset. The watchdog oscillator frequency must be programmed by writing to the WDTOSCCTRL register (see <u>Table 11</u>) before using the watchdog oscillator for the WDT.

# 14.7 Register description

Table 136. Reg	ister over	view: Watc	hdog timer (base address 0x4000 4000)	
Name	Access	Address offset	Description	Reset value <sup>[1]</sup>
WDMOD	R/W	0x000	Watchdog mode register. This register contains the basic mode and status of the Watchdog Timer.	0
WDTC	R/W	0x004	Watchdog timer constant register. This register determines the time-out value.	0xFF
WDFEED	WO	0x008	Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in WDTC.	-
WDTV	RO	0x00C	Watchdog timer value register. This register reads out the current value of the Watchdog timer.	0xFF
WDWARNINT	R/W	0x014	Watchdog Warning Interrupt compare value.	0
WDWINDOW	R/W	0x018	Watchdog Window compare value.	0xFF FFFF

[1] Reset Value reflects the data stored in used bits only. It does not include reserved bits content.

### 14.7.1 Watchdog Mode register

The WDMOD register controls the operation of the Watchdog as per the combination of WDEN and RESET bits. Note that a watchdog feed must be performed before any changes to the WDMOD register take effect.

### Table 137: Watchdog Mode register (WDMOD - 0x4000 4000) bit description

Bit	Symbol	Value	Description	Reset value
0	WDEN		Watchdog enable bit. This bit is Set Only.	0
			<b>Remark:</b> Setting this bit to one also locks the watchdog clock source. Once the watchdog timer is enabled, the watchdog timer clock source cannot be changed. If the watchdog timer is needed in Deep-sleep mode, the watchdog clock source must be changed to the watchdog oscillator before setting this bit to one.	
		0	The watchdog timer is stopped.	
		1	The watchdog timer is running.	
1	WDRESET		Watchdog reset enable bit. This bit is Set Only.	0
		0	A watchdog timeout will not cause a chip reset.	
		1	A watchdog timeout will cause a chip reset.	
2	WDTOF		Watchdog time-out flag. Set when the watchdog timer times out, by a feed error, or by events associated with WDPROTECT, cleared by software. Causes a chip reset if WDRESET = 1.	0 (Only after external reset)
3	WDINT		Watchdog interrupt flag. Set when the timer reaches the value in WDWARNINT. Cleared by software.	0

UM10429

Bit	Symbol	Value	Description	Reset value
4	WDPROTECT		Watchdog update mode. This bit is Set Only.	0
		0	The watchdog reload value (WDTC) can be changed at any time.	
		1	The watchdog reload value (WDTC) can be changed only after the counter is below the value of WDWARNINT and WDWINDOW. <b>Note</b> : this mode is intended for use only when WDRESET =1.	
31: 5	-		Reserved. Read value is undefined, only zero should be written.	-

Table 137	: Watchdog Mode r	egister (WDMOD -	0x4000 4000)	bit description
-----------	-------------------	------------------	--------------	-----------------

Once the **WDEN**, **WDPROTECT**, or **WDRESET** bits are set they can not be cleared by software. Both flags are cleared by an external reset or a Watchdog timer reset.

**WDTOF** The Watchdog time-out flag is set when the Watchdog times out, when a feed error occurs, or when WDPROTECT =1 and an attempt is made to write to the WDTC register. This flag is cleared by software writing a 0 to this bit.

**WDINT** The Watchdog interrupt flag is set when the Watchdog counter reaches the value specified by WDWARNINT. This flag is cleared when any reset occurs, and is cleared by software by writing a 1 to this bit.

Watchdog reset or interrupt will occur any time the watchdog is running. If a watchdog interrupt occurs in Sleep mode, it will wake up the device.

WDEN	WDRESET	Mode of Operation
0	X (0 or 1)	Debug/Operate without the Watchdog running.
1	0	Watchdog interrupt mode: the watchdog warning interrupt will be generated but watchdog reset will not. When this mode is selected, the watchdog counter reaching the value specified by WDWARNINT will set the WDINT flag and the Watchdog interrupt request will be generated.
1	1	Watchdog reset mode: both the watchdog interrupt and watchdog reset are enabled. When this mode is selected, the watchdog counter reaching the value specified by WDWARNINT will set the WDINT flag and the Watchdog interrupt request will be generated, and the watchdog counter reaching zero will reset the microcontroller. A watchdog feed prior to reaching the value of WDWINDOW will also cause a watchdog reset.

### Table 138. Watchdog operating modes selection

### 14.7.2 Watchdog Timer Constant register

The WDTC register determines the time-out value. Every time a feed sequence occurs the WDTC content is reloaded in to the Watchdog timer. This is pre-loaded with the value 0x00 00FF upon reset. Writing values below 0xFF will cause 0x00 00FF to be loaded into the WDTC. Thus the minimum time-out interval is  $T_{WDCLK} \times 256 \times 4$ .

If the WDPROTECT bit in WDMOD = 1, an attempt to change the value of WDTC before the watchdog counter is below the values of WDWARNINT and WDWINDOW will cause a watchdog reset and set the WDTOF flag.

UM10429

			-
Bit	Symbol	Description	Reset value
23:0	Count	Watchdog time-out interval.	0x00 00FF
31:24	-	Reserved. Read value is undefined, only zero should be written.	NA

### Table 139: Watchdog Timer Constant register (WDTC - 0x4000 4004) bit description

### 14.7.3 Watchdog Feed register

Writing 0xAA followed by 0x55 to this register will reload the Watchdog timer with the WDTC value. This operation will also start the Watchdog if it is enabled via the WDMOD register. Setting the WDEN bit in the WDMOD register is not sufficient to enable the Watchdog. A valid feed sequence must be completed after setting WDEN before the Watchdog is capable of generating a reset. Until then, the Watchdog will ignore feed errors. After writing 0xAA to WDFEED, access to any Watchdog register other than writing 0x55 to WDFEED causes an immediate reset/interrupt when the Watchdog is enabled, and sets the WDTOF flag. The reset will be generated during the second PCLK following an incorrect access to a Watchdog register during a feed sequence.

### Table 140: Watchdog Feed register (WDFEED - 0x4000 4008) bit description

Bit	Symbol	Description	Reset value
7:0	Feed	Feed value should be 0xAA followed by 0x55.	-
31:8	-	Reserved	-

### 14.7.4 Watchdog Timer Value register

The WDTV register is used to read the current value of Watchdog timer counter.

When reading the value of the 24-bit counter, the lock and synchronization procedure takes up to 6 WDCLK cycles plus 6 PCLK cycles, so the value of WDTV is older than the actual value of the timer when it's being read by the CPU.

Table 141: Watchdog Timer Value register (WDTV - 0x4000 400C) bit description

Bit	Symbol	Description	Reset value
23:0	Count	Counter timer value.	0x00 00FF
31:24	-	Reserved. Read value is undefined, only zero should be written.	-

### 14.7.5 Watchdog Timer Warning Interrupt register

The WDWARNINT register determines the watchdog timer counter value that will generate a watchdog interrupt. When the watchdog timer counter matches the value defined by WDWARNINT, an interrupt will be generated after the subsequent WDCLK.

A match of the watchdog timer counter to WDWARNINT occurs when the bottom 10 bits of the counter have the same value as the 10 bits of WARNINT, and the remaining upper bits of the counter are all 0. This gives a maximum time of 1,023 watchdog timer counts (4,096 watchdog clocks) for the interrupt to occur prior to a watchdog event. If WARNINT is set to 0, the interrupt will occur at the same time as the watchdog event.

	descript	ion	,
Bit	Symbol	Description	Reset value
9:0	WARNINT	Watchdog warning interrupt compare value.	0
31:10	-	Reserved. Read value is undefined, only zero should be written.	-

# Table 142: Watchdog Timer Warning Interrupt register (WDWARNINT - 0x4000 4014) bit

### 14.7.6 Watchdog Timer Window register

The WDWINDOW register determines the highest WDTV value allowed when a watchdog feed is performed. If a feed valid sequence completes prior to WDTV reaching the value in WDWINDOW, a watchdog event will occur.


WDWINDOW resets to the maximum possible WDTV value, so windowing is not in effect.

Table 143: Watchdog Timer Window register (WDWINDOW - 0x4000 4018) bit description


Bit	Symbol	Description	Reset value
23:0	WINDOW	Watchdog window value.	0xFF FFFF
31:24	-	Reserved. Read value is undefined, only zero should be written.	-

# 14.8 Watchdog timing examples

The following figures illustrate several aspects of Watchdog Timer operation.



#### Chapter 14: LPC1102/04 Windowed WatchDog Timer (WDT)







146 of 270

# **UM10429**

Chapter 15: LPC1102/04 System tick timer

Rev. 6 — 12 March 2013

**User manual** 

# 15.1 How to read this chapter

The system tick timer (SysTick timer) is part of the ARM Cortex-M0 core.

# **15.2 Basic configuration**

The system tick timer is configured using the following registers:


- 1. Pins: The system tick timer uses no external pins.
- Power: The system tick timer is enabled through the SysTick control register (Section 19.5.4.1).

# **15.3 Features**

- Simple 24-bit timer.
- Uses dedicated exception vector.
- Clocked internally by the system clock or the system clock/2.

# **15.4 General description**

The block diagram of the SysTick timer is shown below in the Figure 36.



The SysTick timer is an integral part of the Cortex-M0. The SysTick timer is intended to generate a fixed 10 millisecond interrupt for use by an operating system or other system management software.

UM10429

Since the SysTick timer is a part of the Cortex-M0, it facilitates porting of software by providing a standard timer that is available on Cortex-M0 based devices. The SysTick timer can be used for:

- An RTOS tick timer which fires at a programmable rate (for example 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the core clock.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Refer to the Cortex-M0 User Guide for details.

# **15.5 Register description**

The systick timer registers are located on the ARM Cortex-M0 private peripheral bus (see <u>Figure 2</u>), and are part of the ARM Cortex-M0 core peripherals. For details, see <u>Section 19.5.4</u>.

	-				
Name		Access	Address offset	Description	Reset value <sup>[1]</sup>
SYST_CSR		R/W	0x010	System Timer Control and status register	0x000 0000
SYST_RVR		R/W	0x014	System Timer Reload value register	0
SYST_CVR		R/W	0x018	System Timer Current value register	0
SYST_CALIE	3	R/W	0x01C	System Timer Calibration value register	0x4

#### Table 144. Register overview: SysTick timer (base address 0xE000 E000)

[1] Reset Value reflects the data stored in used bits only. It does not include content of reserved bits.

# 15.5.1 System Timer Control and status register

The SYST\_CSR register contains control information for the SysTick timer and provides a status flag. This register is part of the ARM Cortex-M0 core system timer register block. For a bit description of this register, see Section 19.5.4.

This register determines the clock source for the system tick timer.

#### Chapter 15: LPC1102/04 System tick timer

	descriptio		
Bit	Symbol	Description	Reset value
0	ENABLE	System Tick counter enable. When 1, the counter is enabled. When 0, the counter is disabled.	0
1	TICKINT	System Tick interrupt enable. When 1, the System Tick interrupt is enabled. When 0, the System Tick interrupt is disabled. When enabled, the interrupt is generated when the System Tick counter counts down to 0.	0
2	CLKSOURCE	System Tick clock source selection. When 1, the system clock (CPU) clock is selected. When 0, the system clock/2 is selected as the reference clock.	0
15:3	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
16	COUNTFLAG	Returns 1 if the SysTick timer counted to 0 since the last read of this register.	0
31:17	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

# Table 145. SysTick Timer Control and status register (SYST\_CSR - 0xE000 E010) bit description

# 15.5.2 System Timer Reload value register

The SYST\_RVR register is set to the value that will be loaded into the SysTick timer whenever it counts down to zero. This register is loaded by software as part of timer initialization. The SYST\_CALIB register may be read and used as the value for SYST\_RVR register if the CPU is running at the frequency intended for use with the SYST\_CALIB value.

#### Table 146. System Timer Reload value register (SYST\_RVR - 0xE000 E014) bit description

Bit	Symbol	Description	Reset value
23:0	RELOAD	This is the value that is loaded into the System Tick counter when it counts down to 0.	0
31:24	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

### 15.5.3 System Timer Current value register

The SYST\_CVR register returns the current count from the System Tick counter when it is read by software.

#### Table 147. System Timer Current value register (SYST\_CVR - 0xE000 E018) bit description

Bit	Symbol	Description	Reset value
23:0	CURRENT	Reading this register returns the current value of the System Tick counter. Writing any value clears the System Tick counter and the COUNTFLAG bit in STCTRL.	0
31:24	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

# 15.5.4 System Timer Calibration value register (SYST\_CALIB - 0xE000 E01C)

The value of the SYST\_CALIB register is driven by the value of the SYSTCKCAL register in the system configuration block (see <u>Table 30</u>).

Table 148. System Timer Calibration value register (SYST\_CALIB - 0xE000 E01C) bit description

	ucourip			
Bit	Symbol	Value	Description	Reset value
23:0	TENMS		See <u>Table 244</u> .	0x4
29:24	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
30	SKEW		See <u>Table 244</u> .	0
31	NOREF		See <u>Table 244</u> .	0

# **15.6 Functional description**

The SysTick timer is a 24-bit timer that counts down to zero and generates an interrupt. The intent is to provide a fixed 10 millisecond time interval between interrupts. The SysTick timer is clocked from the CPU clock (the system clock, see Figure 3) or from the reference clock, which is fixed to half the frequency of the CPU clock. In order to generate recurring interrupts at a specific interval, the SYST\_RVR register must be initialized with the correct value for the desired interval. A default value is provided in the SYST\_CALIB register and may be changed by software. The default value gives a 10 millisecond interrupt rate if the CPU clock is set to 50 MHz.

# **15.7 Example timer calculations**

To use the system tick timer, do the following:

- 1. Program the SYST\_RVR register with the reload value RELOAD to obtain the desired time interval.
- 2. Clear the SYST\_CVR register by writing to it. This ensures that the timer will count from the SYST\_RVR value rather than an arbitrary value when the timer is enabled.
- Program the SYST\_SCR register with the value 0x7 which enables the SysTick timer and the SysTick timer interrupt.

The following example illustrates selecting the SysTick timer reload value to obtain a 10 ms time interval with the LPC111x/LPC11Cxx system clock set to 50 MHz.

#### Example (system clock = 50 MHz)

The system tick clock = system clock = 50 MHz. Bit CLKSOURCE in the SYST\_CSR register set to 1 (system clock).

RELOAD = (system tick clock frequency  $\times$  10 ms) -1 = (50 MHz  $\times$  10 ms) -1 = 500000 -1 = 499999 = 0x0007 A11F.

# **UM10429**

Chapter 16: LPC1102/04 Analog-to-Digital Converter (ADC)

Rev. 6 — 12 March 2013

User manual

# 16.1 How to read this chapter

The ADC is uses channels 0 to 4 on the LPC1102/04. Channels 5 to 6 are not pinned out.

# **16.2 Basic configuration**

The ADC is configured using the following registers:

- 1. Pins: The ADC pin functions are configured in the IOCONFIG register block (Table 49).
- Power and peripheral clock: In the SYSAHBCLKCTRL register, set bit 13 (<u>Table 19</u>). Power to the ADC at run-time is controlled through the PDRUNCFG register (<u>Table 40</u>).

# 16.3 Features

- 10-bit successive approximation Analog-to-Digital Converter (ADC).
- Input multiplexing among 5 pins.
- Power-down mode.
- Measurement range 0 to 3.6 V. Do not exceed the V<sub>DD</sub> voltage level.
- 10-bit conversion time  $\ge$  2.44  $\mu$ s.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or Timer Match signal.
- Individual result registers for each A/D channel to reduce interrupt overhead.

# **16.4 Pin description**

Table 149 gives a brief summary of the ADC related pins.

#### Table 149. ADC pin description

Pin	Туре	Description
AD[4:0]	Input	Analog Inputs. The A/D converter cell can measure the voltage on any of these input signals.
		<b>Remark:</b> While the pins are 5 V tolerant in digital mode, the maximum input voltage must not exceed $V_{DD}$ when the pins are configured as analog inputs.
V <sub>DD</sub>	Input	V <sub>REF</sub> ; Reference voltage.

The ADC function must be selected via the IOCON registers in order to get accurate voltage readings on the monitored pin. For a pin hosting an ADC input, it is not possible to have a have a digital function selected and yet get valid ADC readings. An inside circuit disconnects ADC hardware from the associated pin whenever a digital function is selected on that pin.

UM10429

UM10429

# 16.5 ADC clocking

Basic clocking for the A/D converters is determined by the APB clock (PCLK). A programmable divider is included in the A/D converter to scale this clock to the 4.5 MHz (max) clock needed by the successive approximation process. An accurate conversion requires 11 clock cycles.

# **16.6 Register description**

The ADC contains registers organized as shown in Table 150.

	•			
Name	Access	Address offset	Description	Reset Value <sup>[1]</sup>
AD0CR	R/W	0x000	A/D Control Register. The AD0CR register must be written to select the operating mode before A/D conversion can occur.	0x0000 0000
AD0GDR	R/W	0x004	A/D Global Data Register. Contains the result of the most recent A/D conversion.	NA
-	-	0x008	Reserved.	-
ADOINTEN	R/W	0x00C	A/D Interrupt Enable Register. This register contains enable bits that allow the DONE flag of each A/D channel to be included or excluded from contributing to the generation of an A/D interrupt.	0x0000 0100
AD0DR0	R/W	0x010	A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0	NA
AD0DR1	R/W	0x014	A/D Channel 1 Data Register. This register contains the result of the most recent conversion completed on channel 1.	NA
AD0DR2	R/W	0x018	A/D Channel 2 Data Register. This register contains the result of the most recent conversion completed on channel 2.	NA
AD0DR3	R/W	0x01C	A/D Channel 3 Data Register. This register contains the result of the most recent conversion completed on channel 3.	NA
AD0DR4	R/W	0x020	A/D Channel 4 Data Register. This register contains the result of the most recent conversion completed on channel 4.	NA
AD0DR5	R/W	0x024	Reserved.	NA
AD0DR6	R/W	0x028	Reserved.	NA
AD0DR7	R/W	0x02C	Reserved.	NA
AD0STAT	RO	0x030	A/D Status Register. This register contains DONE and OVERRUN flags for all of the A/D channels, as well as the A/D interrupt flag.	0

Table 150. Register overview: ADC (base address 0x4001 C000)

[1] Reset Value reflects the data stored in used bits only. It does not include reserved bits content.

# 16.6.1 A/D Control Register

The A/D Control Register provides bits to select A/D channels to be converted, A/D timing, A/D modes, and the A/D start trigger.

## Chapter 16: LPC1102/04 Analog-to-Digital Converter (ADC)

#### Table 151. A/D Control Register (AD0CR - address 0x4001 C000) bit description

Bit	Symbol	Value	Description	Reset Value
4:0	SEL		Selects which of the AD4:0 pins is (are) to be sampled and converted. Bit 0 selects Pin AD0, bit 1 selects pin AD1,, and bit 4 selects pin AD4. In software-controlled mode (BURST = 0), only one channel can be selected, i.e. only one of these bits should be 1. In hardware scan mode (BURST = 1), any numbers of channels can be selected, i.e any or all bits can be set to 1. If all bits are set to 0, channel 0 is selected automatically (SEL = $0x01$ ).	0x00
7:5	-		Reserved	
15:8	CLKDIV		The APB clock (PCLK) is divided by CLKDIV +1 to produce the clock for the ADC, which should be less than or equal to 4.5 MHz. Typically, software should program the smallest value in this field that yields a clock of 4.5 MHz or slightly less, but in certain cases (such as a high-impedance analog source) a slower clock may be desirable.	0
16	BURST		Burst mode	0
			<b>Remark:</b> If BURST is set to 1, the ADGINTEN bit in the AD0INTEN register ( <u>Table 154</u> ) must be set to 0.	
		0	Software-controlled mode: Conversions are software-controlled and require 11 clocks.	
		1	Hardware scan mode: The AD converter does repeated conversions at the rate selected by the CLKS field, scanning (if necessary) through the pins selected by 1s in the SEL field. The first conversion after the start corresponds to the least-significant bit set to 1 in the SEL field, then the next higher bits (pins) set to 1 are scanned if applicable. Repeated conversions can be terminated by clearing this bit, but the conversion in progress when this bit is cleared will be completed.	
			Important: START bits must be 000 when BURST = 1 or conversions will not start.	
19:17	CLKS		This field selects the number of clocks used for each conversion in Burst mode, and the number of bits of accuracy of the result in the LS bits of ADDR, between 11 clocks (10 bits) and 4 clocks (3 bits).	000
		0x0	11 clocks / 10 bits	
		0x1	10 clocks / 9 bits	
		0x2	9 clocks / 8 bits	
		0x3	8 clocks / 7 bits	
		0x4	7 clocks / 6 bits	
		0x5	6 clocks / 5 bits	
		0x6	5 clocks / 4 bits	
		0x7	4 clocks / 3 bits	
23:20	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

## Chapter 16: LPC1102/04 Analog-to-Digital Converter (ADC)

Bit	Symbol	Value	Description	Reset Value	
26:24	26:24	START		When the BURST bit is 0, these bits control whether and when an A/D conversion is started.	0
		0x0	No start (this value should be used when clearing PDN to 0).		
		0x1	Start conversion now.		
		0x2	Reserved		
		0x3	Reserved		
		0x4	Start conversion when the edge selected by bit 27 occurs on CT32B0_MAT0 <sup>[1]</sup> .		
		0x5	Start conversion when the edge selected by bit 27 occurs on CT32B0_MAT1[1].		
	0x6 Start conversion when the edge selected by bit 27 occurs on 0	Start conversion when the edge selected by bit 27 occurs on CT16B0_MAT0 <sup>[1]</sup> .			
		0x7	Start conversion when the edge selected by bit 27 occurs on CT16B0_MAT1[1].		
27	EDGE		This bit is significant only when the START field contains 010-111. In these cases:	0	
		1	Start conversion on a falling edge on the selected CAP/MAT signal.		
		0	Start conversion on a rising edge on the selected CAP/MAT signal.		
31:28	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA	

#### Table 151. A/D Control Register (AD0CR - address 0x4001 C000) bit description

[1] Note that this does not require that the timer match function appear on a device pin.

# 16.6.2 A/D Global Data Register

The A/D Global Data Register contains the result of the most recent A/D conversion. This includes the data, DONE, and Overrun flags, and the number of the A/D channel to which the data relates.

Bit	Symbol	Description	Reset Value
5:0	-	Reserved. These bits always read as zeroes	0
15:6	V_VREF	When DONE is 1, this field contains a binary fraction representing the voltage on the ADn pin selected by the SEL field, divided by the voltage on the V <sub>DD</sub> pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on V <sub>SS</sub> , while 0x3FF indicates that the voltage on ADn was close to, equal to, or greater than that on V <sub>REF</sub> .	X
23:16	-	Reserved. These bits always read as zeroes.	0
26:24	CHN	These bits contain the channel from which the result bits $V\_VREF$ were converted.	Х
29:27	-	Reserved. These bits always read as zeroes.	0
30	OVERR UN	This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the V_VREF bits.	0
31	DONE	This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read and when the ADCR is written. If the ADCR is written while a conversion is still in progress, this bit is set and a new conversion is started.	0

#### Table 152. A/D Global Data Register (AD0GDR - address 0x4001 C004) bit description

# 16.6.3 A/D Status Register

The A/D Status register allows checking the status of all A/D channels simultaneously. The DONE and OVERRUN flags appearing in the ADDRn register for each A/D channel are mirrored in ADSTAT. The interrupt flag (the logical OR of all DONE flags) is also found in ADSTAT.

Table 152	A/D Status Pagistar	(ADOSTAT address 0x4001	C020) bit description
Table 155.	AD Status Register	(AD0STAT - address 0x4001	cusu) bit description

Bit	Symbol	Description	Reset Value
4:0	DONE	These bits mirror the DONE status flags that appear in the result register for each A/D channel.	0
7:5	-	Reserved	-
12:8	OVERRUN	These bits mirror the OVERRRUN status flags that appear in the result register for each A/D channel. Reading ADSTAT allows checking the status of all A/D channels simultaneously.	0
15:13	-	Reserved	-
16	ADINT	This bit is the A/D interrupt flag. It is one when any of the individual A/D channel Done flags is asserted and enabled to contribute to the A/D interrupt via the ADINTEN register.	0
31:17	-	Reserved. Always 0.	0

### 16.6.4 A/D Interrupt Enable Register

This register allows control over which A/D channels generate an interrupt when a conversion is complete. For example, it may be desirable to use some A/D channels to monitor sensors by continuously performing conversions on them. The most recent results are read by the application program whenever they are needed. In this case, an interrupt is not desirable at the end of each conversion for some A/D channels.

Table 154. A/D Interrupt Enable Register (AD0INTEN - address 0x4001 C00C) bit description

		• • •	-
Bit	Symbol	Description	Reset Value
4:0	ADINTEN	These bits allow control over which A/D channels generate interrupts for conversion completion. When bit 0 is one, completion of a conversion on A/D channel 0 will generate an interrupt, when bit 1 is one, completion of a conversion on A/D channel 1 will generate an interrupt, etc.	0x00
7:5	-	Reserved.	-
8	ADGINTEN	When 1, enables the global DONE flag in ADDR to generate an interrupt. When 0, only the individual A/D channels enabled by ADINTEN 4:0 will generate interrupts.	1
		<b>Remark:</b> This bit must be set to 0 in burst mode (BURST = 1 in the AD0CR register).	
31:9	-	Reserved. Always 0.	0

# 16.6.5 A/D Data Registers

The A/D Data Register hold the result when an A/D conversion is complete, and also include the flags that indicate when a conversion has been completed and when a conversion overrun has occurred.

Bit	Symbol	Description	Reset Value
5:0	-	Reserved. Always 0.	0
		These bits always read as zeroes. They provide compatible expansion room for future, higher-resolution ADCs.	
15:6	V_VREF	When DONE is 1, this field contains a binary fraction representing the voltage on the ADn pin, divided by the voltage on the V <sub>REF</sub> pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on V <sub>REF</sub> , while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on V <sub>REF</sub> .	NA
29:16	-	Reserved. These bits always read as zeroes.	0
30	OVERRUN	This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the V_VREF bits.This bit is cleared by reading this register.	0
31	DONE	This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read.	0

# Table 155. A/D Data Registers (AD0DR0 to AD0DR4 - addresses 0x4001 C010 to 0x4001 C020) bit description

# 16.7 Operation

# 16.7.1 Hardware-triggered conversion

If the BURST bit in the ADCR0 is 0 and the START field contains 010-111, the A/D converter will start a conversion when a transition occurs on a selected pin or timer match signal.

### 16.7.2 Interrupts

An interrupt is requested to the interrupt controller when the ADINT bit in the ADSTAT register is 1. The ADINT bit is one when any of the DONE bits of A/D channels that are enabled for interrupts (via the ADINTEN register) are one. Software can use the Interrupt Enable bit in the interrupt controller that corresponds to the ADC to control whether this results in an interrupt. The result register for an A/D channel that is generating an interrupt must be read in order to clear the corresponding DONE flag.

### 16.7.3 Accuracy vs. digital receiver

While the A/D converter can be used to measure the voltage on any ADC input pin, regardless of the pin's setting in the IOCON block, selecting the ADC in the IOCON registers function improves the conversion accuracy by disabling the pin's digital receiver (see also <u>Section 7.3.4</u>).

# UM10429

Chapter 17: LPC1102/04 Flash memory programming firmware

Rev. 6 — 12 March 2013

**User manual** 

# 17.1 How to read this chapter

Table 156. LPC1102/04 flash configuration					
Type number	Flash	ISP entry pin (PIO0_1)			
LPC1102	32 kB	no			
LPC1104	32 kB	yes			

# **17.2 Features**

• In-System Programming:

In-System programming (ISP) is programming or reprogramming the on-chip flash memory, using the bootloader software and UART serial port. This can be done when the part resides in the end-user board.

The LPC1102 has no dedicated ISP entry pin. Therefore, user code is required to invoke ISP functionality. Unprogrammed parts automatically boot into ISP mode.

- In-Application Programming: In-Application (IAP) programming is performing erase and write operation on the on-chip flash memory, as directed by the end-user application code.
- Flash access times can be configured through a register in the flash controller block.
- Erase time for one sector is 100 ms ± 5%. Programming time for one block of 256 bytes is 1 ms ± 5%.

**Remark:** In addition to the ISP and IAP commands, a register can be accessed in the flash controller block to configure flash memory access times, see <u>Section 17.9.1</u>.

# **17.3 General description**

# 17.3.1 Bootloader

The bootloader controls initial operation after reset and also provides the means to accomplish programming of the flash memory via UART. This could be initial programming of a blank device, erasure and re-programming of a previously programmed device, or programming of the flash memory by the application program in a running system.

The bootloader code is executed every time the part is powered on or reset. If a valid user program is found then the execution control is transferred to it. If a valid user program is not found, the auto-baud routine is invoked.

**Remark:** SRAM location 0x1000 0000 to 0x1000 0050 is not used by the bootloader and the memory content in this area is retained during reset. SRAM memory is not retained when the part powers down.

UM10429

### 17.3.1.1 Parts with no ISP entry pin (LPC1102)

The loader can execute the ISP command handler or the user application code. However, in order to enter ISP mode, the user code must provide for an ISP entry mechanism because the LPC1102 parts does not have an ISP entry pin. Unprogrammed parts boot in ISP mode by default.

### 17.3.1.2 Parts with ISP entry pin (LPC1104)

The bootloader code is executed every time the part is powered on or reset. The loader can execute the ISP command handler or the user application code. A LOW level after reset at the PIO0\_1 pin is considered as an external hardware request to start the ISP command handler via UART.

Assuming that power supply pins are on their nominal levels when the rising edge on RESET pin is generated, it may take up to 3 ms before PIO0\_1 is sampled and the decision whether to continue with user code or ISP handler is made. If PIO0\_1 is sampled low and the watchdog overflow flag is set, the external hardware request to start the ISP command handler is ignored. If there is no request for the ISP command handler execution (PIO0\_1 is sampled HIGH after reset), a search is made for a valid user program. If a valid user program is found then the execution control is transferred to it. If a valid user program is not found, the auto-baud routine is invoked.

**Remark:** The sampling of pin PIO0\_1 can be disabled through programming flash location 0x0000 02FC (see <u>Section 17.3.7</u>).

### 17.3.2 Memory map after any reset

The boot block is 16 kB in size. The boot block is located in the memory region starting from the address 0x1FFF 0000. The bootloader is designed to run from this memory area, but both the ISP and IAP software use parts of the on-chip RAM. The RAM usage is described later in this chapter. The interrupt vectors residing in the boot block of the on-chip flash memory also become active after reset, i.e., the bottom 512 bytes of the boot block are also visible in the memory region starting from the address 0x0000 0000.

### 17.3.3 Criterion for Valid User Code

Criterion for valid user code: The reserved Cortex-M0 exception vector location 7 (offset 0x 0000 001C in the vector table) should contain the 2's complement of the check-sum of table entries 0 through 6. This causes the checksum of the first 8 table entries to be 0. The bootloader code checksums the first 8 locations in sector 0 of the flash. If the result is 0, then execution control is transferred to the user code.

If the signature is not valid, the auto-baud routine synchronizes with the host via serial port 0. The host should send a '?' (0x3F) as a synchronization character and wait for a response. The host side serial port settings should be 8 data bits, 1 stop bit and no parity. The auto-baud routine measures the bit time of the received synchronization character in terms of its own frequency and programs the baud rate generator of the serial port. It also sends an ASCII string ("Synchronized<CR><LF>") to the host. In response to this host should send the same string ("Synchronized<CR><LF>"). The auto-baud routine looks at the received characters to verify synchronization. If synchronization is verified then "OK<CR><LF>" string is sent to the host. The host should respond by sending the crystal frequency (in kHz) at which the part is running. For example, if the part is running at 10 MHz , the response from the host should be "10000<CR><LF>". "OK<CR><LF>" string is

UM10429


sent to the host after receiving the crystal frequency. If synchronization is not verified then the auto-baud routine waits again for a synchronization character. For auto-baud to work correctly in case of user invoked ISP, the CCLK frequency should be greater than or equal to 10 MHz.

Once the crystal frequency is received the part is initialized and the ISP command handler is invoked. For safety reasons an "Unlock" command is required before executing the commands resulting in flash erase/write operations and the "Go" command. The rest of the commands can be executed without the unlock command. The Unlock command is required to be executed once per ISP session. The Unlock command is explained in Section 17.5 "UART ISP commands" on page 165.

**User manual** 

UM10429





### 17.3.5 Sector numbers

Some IAP and ISP commands operate on sectors and specify sector numbers. The following table shows the correspondence between sector numbers and memory addresses for LPC1102/04 devices.

#### Table 157. Flash sector configuration

		•	
Sector number	Sector size	Address range	LPC1102/04 32 kB flash
0	4 kB	0x0000 0000 - 0x0000 0FFF	yes
1	4 kB	0x0000 1000 - 0x0000 1FFF	yes
2	4 kB	0x0000 2000 - 0x0000 2FFF	yes
3	4 kB	0x0000 3000 - 0x0000 3FFF	yes
4	4 kB	0x0000 4000 - 0x0000 4FFF	yes
5	4 kB	0x0000 5000 - 0x0000 5FFF	yes
6	4 kB	0x0000 6000 - 0x0000 6FFF	yes
7	4 kB	0x0000 7000 - 0x0000 7FFF	yes

### 17.3.6 Flash content protection mechanism

The part is equipped with the Error Correction Code (ECC) capable Flash memory. The purpose of an error correction module is twofold. Firstly, it decodes data words read from the memory into output data words. Secondly, it encodes data words to be written to the memory. The error correction capability consists of single bit error correction with Hamming code.

The operation of ECC is transparent to the running application. The ECC content itself is stored in a flash memory not accessible by user's code to either read from it or write into it on its own. A byte of ECC corresponds to every consecutive 128 bits of the user accessible Flash. Consequently, Flash bytes from 0x0000 0000 to 0x0000 000F are protected by the first ECC byte, Flash bytes from 0x0000 0010 to 0x0000 001F are protected by the second ECC byte, etc.

Whenever the CPU requests a read from user's Flash, both 128 bits of raw data containing the specified memory location and the matching ECC byte are evaluated. If the ECC mechanism detects a single error in the fetched data, a correction will be applied before data are provided to the CPU. When a write request into the user's Flash is made, write of user specified content is accompanied by a matching ECC value calculated and stored in the ECC memory.

When a sector of Flash memory is erased, the corresponding ECC bytes are also erased. Once an ECC byte is written, it can not be updated unless it is erased first. Therefore, for the implemented ECC mechanism to perform properly, data must be written into the flash memory in groups of 16 bytes (or multiples of 16), aligned as described above.

# 17.3.7 Code Read Protection (CRP)

Code Read Protection is a mechanism that allows the user to enable different levels of security in the system so that access to the on-chip flash and use of the ISP can be restricted. When needed, CRP is invoked by programming a specific pattern in flash location at 0x0000 02FC. IAP commands are not affected by the code read protection.

# Important: any CRP change becomes effective only after the device has gone through a power cycle.

**Remark:** The LPC1102 does not provide an ISP entry pin to be monitored at reset. For all three CRP levels, the user's application code must provide a flash update mechanism which reinvokes ISP by defining a user-selected PIO pin for ISP entry.

Table 158. Code Read Protection option	Table 158.	158. Code	Read	Protection	options
--	------------	-----------	------	------------	---------

Name	Pattern programmed in 0x0000 02FC	Description
NO_ISP	0x4E69 7370	Prevents sampling of pin PIO0_1 for entering ISP mode. PIO0_1 is available for other uses.
CRP1	0x12345678	<ul> <li>Access to chip via the SWD pins is disabled. This mode allows partial flash update using the following ISP commands and restrictions:</li> <li>Write to RAM command cannot access RAM below 0x1000 0300. Access to addresses below 0x1000 0200 is disabled.</li> <li>Copy RAM to flash command can not write to Sector 0.</li> <li>Erase command can erase Sector 0 only when all sectors are selected for erase.</li> <li>Compare command is disabled.</li> <li>Read Memory command is disabled.</li> <li>This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased. Since compare command is disabled in case of partial updates the secondary loader should implement checksum mechanism to verify the integrity of the flash.</li> </ul>
CRP2	0x87654321	<ul> <li>Access to chip via the SWD pins is disabled. The following ISP commands are disabled:</li> <li>Read Memory</li> <li>Write to RAM</li> <li>Go</li> <li>Copy RAM to flash</li> <li>Compare</li> <li>When CRP2 is enabled the ISP erase command only allows erasure of all user sectors.</li> </ul>
CRP3	0x43218765	Access to chip via the SWD pins is disabled. No ISP access.

### Table 159. Code Read Protection hardware/software interaction

CRP option	User Code Valid	PIO0_1 pin at reset	SWD enabled	part enters ISP mode	partial flash update in ISP mode
None	No	х	Yes	Yes	Yes
None	Yes	High	Yes	No	NA
None	Yes	Low	Yes	Yes	Yes
CRP1	Yes	High	No	No	NA
CRP1	Yes	Low	No	Yes	Yes
CRP2	Yes	High	No	No	NA
CRP2	Yes	Low	No	Yes	No
CRP3	Yes	х	No	No	NA

**User manual** 

CRP option	User Code Valid	PIO0_1 pin at reset	SWD enabled	part enters ISP mode	partial flash update in ISP mode
CRP1	No	х	No	Yes	Yes
CRP2	No	х	No	Yes	No
CRP3	No	х	No	Yes	No

#### Table 159. Code Read Protection hardware/software interaction

#### Table 160. ISP commands allowed for different CRP levels

ISP command	CRP1	CRP2	CRP3
Unlock	yes	yes	n/a
Set Baud Rate	yes	yes	n/a
Echo	yes	yes	n/a
Write to RAM	yes; above 0x1000 0300 only	no	n/a
Read Memory	no	no	n/a
Prepare sector(s) for write operation	yes	yes	n/a
Copy RAM to flash	yes; not to sector 0	no	n/a
Go	no	no	n/a
Erase sector(s)	yes; sector 0 can only be erased when all sectors are erased.	yes; all sectors only	n/a
Blank check sector(s)	no	no	n/a
Read Part ID	yes	yes	n/a
Read Boot code version	yes	yes	n/a
Compare	no	no	n/a
ReadUID	yes	yes	n/a

In case a CRP mode is enabled and access to the chip is allowed via the ISP, an unsupported or restricted ISP command will be terminated with return code CODE\_READ\_PROTECTION\_ENABLED.

#### 17.3.7.1 ISP entry protection

In addition to the three CRP modes, the user can prevent the sampling of pin PIO0\_1 for entering ISP mode and thereby release pin PIO0\_1 for other uses. This is called the NO\_ISP mode. The NO\_ISP mode can be entered by programming the pattern 0x4E69 7370 at location 0x0000 02FC.

# **17.4 UART Communication protocol**

All UART ISP commands should be sent as single ASCII strings. Strings should be terminated with Carriage Return (CR) and/or Line Feed (LF) control characters. Extra <CR> and <LF> characters are ignored. All ISP responses are sent as <CR><LF> terminated ASCII strings. Data is sent and received in UU-encoded format.

UM10429

## 17.4.1 UART ISP command format

"Command Parameter\_0 Parameter\_1 ... Parameter\_n<CR><LF>" "Data" (Data only for Write commands).

### 17.4.2 UART ISP response format

"Return\_Code<CR><LF>Response\_0<CR><LF>Response\_1<CR><LF> ... Response\_n<CR><LF>" "Data" (Data only for Read commands).

### 17.4.3 UART ISP data format

The data stream is in UU-encoded format. The UU-encode algorithm converts 3 bytes of binary data in to 4 bytes of printable ASCII character set. It is more efficient than Hex format which converts 1 byte of binary data in to 2 bytes of ASCII hex. The sender should send the check-sum after transmitting 20 UU-encoded lines. The length of any UU-encoded line should not exceed 61 characters (bytes) i.e. it can hold 45 data bytes. The receiver should compare it with the check-sum of the received bytes. If the check-sum matches then the receiver should respond with "OK<CR><LF>" to continue further transmission. If the check-sum does not match the receiver should respond with "RESEND<CR><LF>". In response the sender should retransmit the bytes.

# 17.4.4 UART ISP flow control

A software XON/XOFF flow control scheme is used to prevent data loss due to buffer overrun. When the data arrives rapidly, the ASCII control character DC3 (stop) is sent to stop the flow of data. Data flow is resumed by sending the ASCII control character DC1 (start). The host should also support the same flow control scheme.

### 17.4.5 UART SP command abort

Commands can be aborted by sending the ASCII control character "ESC". This feature is not documented as a command under "ISP Commands" section. Once the escape code is received the ISP command handler waits for a new command.

### 17.4.6 Interrupts during UART ISP

The boot block interrupt vectors located in the boot block of the flash are active after any reset.

### 17.4.7 Interrupts during IAP

The on-chip flash memory is not accessible during erase/write operations. When the user application code starts executing the interrupt vectors from the user flash area are active. Before making any IAP call, either disable the interrupts or ensure that the user interrupt vectors are active in RAM and that the interrupt handlers reside in RAM. The IAP code does not use or disable interrupts.

### 17.4.8 RAM used by ISP command handler

ISP commands use on-chip RAM from 0x1000 017C to 0x1000 025B. The user could use this area, but the contents may be lost upon reset. Flash programming commands use the top 32 bytes of on-chip RAM. The stack is located at (RAM top - 32). The maximum stack usage is 256 bytes and it grows downwards.

### 17.4.9 RAM used by IAP command handler

Flash programming commands use the top 32 bytes of on-chip RAM. The maximum stack usage in the user allocated stack space is 128 bytes and it grows downwards.

# **17.5 UART ISP commands**

The following commands are accepted by the ISP command handler. Detailed status codes are supported for each command. The command handler sends the return code INVALID\_COMMAND when an undefined command is received. Commands and return codes are in ASCII format.

CMD\_SUCCESS is sent by ISP command handler only when received ISP command has been completely executed and the new ISP command can be given by the host. Exceptions from this rule are "Set Baud Rate", "Write to RAM", "Read Memory", and "Go" commands.

ISP Command	Usage	Described in
Unlock	U <unlock code=""></unlock>	Table 162
Set Baud Rate	B <baud rate=""> <stop bit=""></stop></baud>	Table 163
Echo	A <setting></setting>	Table 164
Write to RAM	W <start address=""> <number bytes="" of=""></number></start>	Table 165
Read Memory	R <address> <number bytes="" of=""></number></address>	Table 166
Prepare sector(s) for write operation	P <start number="" sector=""> <end number="" sector=""></end></start>	Table 167
Copy RAM to flash	C <flash address=""> <ram address=""> <number bytes="" of=""></number></ram></flash>	Table 168
Go	G <address> <mode></mode></address>	Table 169
Erase sector(s)	E <start number="" sector=""> <end number="" sector=""></end></start>	Table 170
Blank check sector(s)	I <start number="" sector=""> <end number="" sector=""></end></start>	Table 171
Read Part ID	J	Table 172
Read Boot code version	К	Table 174
Compare	M <address1> <address2> <number bytes="" of=""></number></address2></address1>	Table 175
ReadUID	Ν	Table 176

#### Table 161. UART ISP command summary

UM10429

# 17.5.1 Unlock <Unlock code> (UART ISP)

#### Table 162. UART ISP Unlock command

Command	U	
Input	Unlock code: 23130 <sub>10</sub>	
Return Code	CMD_SUCCESS	
	INVALID_CODE	
	PARAM_ERROR	
Description	This command is used to unlock Flash Write, Erase, and Go commands.	
Example	"U 23130 <cr><lf>" unlocks the Flash Write/Erase &amp; Go commands.</lf></cr>	

### 17.5.2 Set Baud Rate <Baud Rate> <stop bit> (UART ISP)

#### Table 163. UART ISP Set Baud Rate command

Command	В		
Input	Baud Rate: 9600   19200   38400   57600   115200		
	Stop bit: 1   2		
Return Code	CMD_SUCCESS		
	INVALID_BAUD_RATE		
	INVALID_STOP_BIT		
	PARAM_ERROR		
Description	This command is used to change the baud rate. The new baud rate is effective after the command handler sends the CMD_SUCCESS return code.		
Example	"B 57600 1 <cr><lf>" sets the serial port to baud rate 57600 bps and 1 stop bit.</lf></cr>		

# 17.5.3 Echo <setting> (UART ISP)

#### Table 164. UART ISP Echo command

Command	Α	
Input	Setting: $ON = 1   OFF = 0$	
Return Code	CMD_SUCCESS	
	PARAM_ERROR	
Description	The default setting for echo command is ON. When ON the ISP command handler sends the received serial data back to the host.	
Example	"A 0 <cr><lf>" turns echo off.</lf></cr>	

### 17.5.4 Write to RAM <start address> <number of bytes> (UART ISP)

The host should send the data only after receiving the CMD\_SUCCESS return code. The host should send the check-sum after transmitting 20 UU-encoded lines. The checksum is generated by adding raw data (before UU-encoding) bytes and is reset after transmitting 20 UU-encoded lines. The length of any UU-encoded line should not exceed 61 characters (bytes) i.e. it can hold 45 data bytes. When the data fits in less then 20 UU-encoded lines then the check-sum should be of the actual number of bytes sent. The ISP command handler compares it with the check-sum of the received bytes. If the check-sum matches, the ISP command handler responds with "OK<CR><LF>" to

continue further transmission. If the check-sum does not match, the ISP command handler responds with "RESEND<CR><LF>". In response the host should retransmit the bytes.

 Table 165.
 UART ISP Write to RAM command

Command	W		
Input	Start Address: RAM address where data bytes are to be written. This address should be a word boundary.		
	Number of Bytes: Number of bytes to be written. Count should be a multiple of 4		
Return Code	CMD_SUCCESS		
	ADDR_ERROR (Address not on word boundary)		
	ADDR_NOT_MAPPED		
	COUNT_ERROR (Byte count is not multiple of 4)		
	PARAM_ERROR		
	CODE_READ_PROTECTION_ENABLED		
Description	This command is used to download data to RAM. Data should be in UU-encoded format. This command is blocked when code read protection is enabled.		
Example	"W 268436224 4 <cr><lf>" writes 4 bytes of data to address 0x1000 0300.</lf></cr>		

### 17.5.5 Read Memory <address> <no. of bytes> (UART ISP)

The data stream is followed by the command success return code. The check-sum is sent after transmitting 20 UU-encoded lines. The checksum is generated by adding raw data (before UU-encoding) bytes and is reset after transmitting 20 UU-encoded lines. The length of any UU-encoded line should not exceed 61 characters (bytes) i.e. it can hold 45 data bytes. When the data fits in less then 20 UU-encoded lines then the check-sum is of actual number of bytes sent. The host should compare it with the checksum of the received bytes. If the check-sum matches then the host should respond with "OK<CR><LF>" to continue further transmission. If the check-sum does not match then the host should respond with "RESEND<CR><LF>". In response the ISP command handler sends the data again.

#### Table 166. UART ISP Read Memory command

Command	R		
Input	<b>Start Address:</b> Address from where data bytes are to be read. This address should be a word boundary.		
	Number of Bytes: Number of bytes to be read. Count should be a multiple of 4.		
Return Code	CMD_SUCCESS followed by <actual (uu-encoded)="" data="">  </actual>		
	ADDR_ERROR (Address not on word boundary)		
	ADDR_NOT_MAPPED		
	COUNT_ERROR (Byte count is not a multiple of 4)		
	PARAM_ERROR		
	CODE_READ_PROTECTION_ENABLED		
Description	This command is used to read data from RAM or flash memory. This command is blocked when code read protection is enabled.		
Example	"R 268435456 4 <cr><lf>" reads 4 bytes of data from address 0x1000 0000.</lf></cr>		

# 17.5.6 Prepare sector(s) for write operation <start sector number> <end sector number> (UART ISP)

This command makes flash write/erase operation a two step process.

Table 167. UART ISP Prepare sector(s) for write operation command

Command	Ρ	
Input	Start Sector Number	
	End Sector Number: Should be greater than or equal to start sector number.	
Return Code	CMD_SUCCESS   BUSY   INVALID_SECTOR   PARAM_ERROR	
Description	This command must be executed before executing "Copy RAM to flash" or "Erase Sector(s)" command. Successful execution of the "Copy RAM to flash" or "Erase Sector(s)" command causes relevant sectors to be protected again. The boot block can not be prepared by this command. To prepare a single sector use the same "Start" and "End" sector numbers.	
Example	"P 0 0 <cr><lf>" prepares the flash sector 0.</lf></cr>	

# 17.5.7 Copy RAM to flash <Flash address> <RAM address> <no of bytes> (UART ISP)

When writing to the flash, the following limitations apply:

- 1. The smallest amount of data that can be written to flash by the copy RAM to flash command is 256 byte (equal to one page).
- One page consists of 16 flash words (lines), and the smallest amount that can be modified per flash write is one flash word (one line). This limitation follows from the application of ECC to the flash write operation, see <u>Section 17.3.6</u>.
- 3. To avoid write disturbance (a mechanism intrinsic to flash memories), an erase should be performed after following 16 consecutive writes inside the same page. Note that the erase operation then erases the entire sector.

**Remark:** Once a page has been written to 16 times, it is still possible to write to other pages within the same sector without performing a sector erase (assuming that those pages have been erased previously).

Command	C		
Input	Flash Address(DST): Destination flash address where data bytes are to be written. The destination address should be a 256 byte boundary.		
	RAM Address(SRC): Source RAM address from where data bytes are to be read.		
	Number of Bytes: Number of bytes to be written. Should be 256   512   1024   4096.		
Return Code	CMD_SUCCESS		
	SRC_ADDR_ERROR (Address not on word boundary)		
	DST_ADDR_ERROR (Address not on correct boundary)		
	SRC_ADDR_NOT_MAPPED		
	DST_ADDR_NOT_MAPPED		
	COUNT_ERROR (Byte count is not 256   512   1024   4096)		
	SECTOR_NOT_PREPARED_FOR WRITE_OPERATION		
	BUSY		
	CMD_LOCKED		
	PARAM_ERROR		
	CODE_READ_PROTECTION_ENABLED		
Description	This command is used to program the flash memory. The "Prepare Sector(s) for Write Operation" command should precede this command. The affected sectors are automatically protected again once the copy command is successfully executed. The boot block cannot be written by this command. This command is blocked when code read protection is enabled.		
Example	"C 0 268467504 512 <cr><lf>" copies 512 bytes from the RAM address 0x1000 0800 to the flash address 0.</lf></cr>		

#### Table 168. UART ISP Copy command

# 17.5.8 Go <address> <mode> (UART ISP)

#### Table 169. UART ISP Go command

Command	G		
Input	<b>Address:</b> Flash or RAM address from which the code execution is to be started. This address should be on a word boundary.		
	Mode: T (Execute program in Thumb Mode).		
Return Code	CMD_SUCCESS		
	ADDR_ERROR		
	ADDR_NOT_MAPPED		
	CMD_LOCKED		
	PARAM_ERROR		
	CODE_READ_PROTECTION_ENABLED		
Description	This command is used to execute a program residing in RAM or flash memory. It may not be possible to return to the ISP command handler once this command is successfully executed. This command is blocked when code read protection is enabled. The command must be used with an address of 0x0000 0200 or greater.		
Example	"G 512 T <cr><lf>" branches to address 0x0000 0200 in Thumb mode.</lf></cr>		

UM10429

# 17.5.9 Erase sector(s) <start sector number> <end sector number> (UART ISP)

Command	E
Input	Start Sector Number
	End Sector Number: Should be greater than or equal to start sector number.
Return Code	CMD_SUCCESS
	BUSY
	INVALID_SECTOR
	SECTOR_NOT_PREPARED_FOR_WRITE_OPERATION
	CMD_LOCKED
	PARAM_ERROR
	CODE_READ_PROTECTION_ENABLED
Description	This command is used to erase one or more sector(s) of on-chip flash memory. The boot block can not be erased using this command. This command only allows erasure of all user sectors when the code read protection is enabled.
Example	"E 2 3 <cr><lf>" erases the flash sectors 2 and 3.</lf></cr>

# 17.5.10 Blank check sector(s) <sector number> <end sector number> (UART ISP)

Command	1 Contraction of the second seco
Input	Start Sector Number:
	End Sector Number: Should be greater than or equal to start sector number.
Return Code	CMD_SUCCESS
	SECTOR_NOT_BLANK (followed by <offset blank="" first="" location="" non="" of="" the="" word=""> <contents blank="" location="" non="" of="" word="">)  </contents></offset>
	INVALID_SECTOR
	PARAM_ERROR
Description	This command is used to blank check one or more sectors of on-chip flash memory.
	Blank check on sector 0 always fails as first 64 bytes are re-mapped to flash boot block.
	When CRP is enabled, the blank check command returns 0 for the offset and value of sectors which are <b>not</b> blank. Blank sectors are correctly reported irrespective of the CRP setting.
Example	"I 2 3 <cr><lf>" blank checks the flash sectors 2 and 3.</lf></cr>

### Table 171. UART ISP Blank check sector command

# 17.5.11 Read Part Identification number (UART ISP)

#### Table 172. UART ISP Read Part Identification command

Command	J
Input	None.
Return Code	CMD_SUCCESS followed by part identification number in ASCII (see Table 173).
Description	This command is used to read the part identification number.

**User manual** 

Table 173.	Part identification	number
------------	---------------------	--------

Device	Hex coding	
LPC1102	0x2500 102B	
LPC1104	0x2548 102B	

# 17.5.12 Read Boot code version number (UART ISP)

 Table 174. UART ISP Read Boot Code version number command

Command	К
Input	None
Return Code	CMD_SUCCESS followed by 2 bytes of boot code version number in ASCII format. It is to be interpreted as <byte1(major)>.<byte0(minor)>.</byte0(minor)></byte1(major)>
Description	This command is used to read the boot code version number.

# 17.5.13 Compare <address1> <address2> <no of bytes> (UART ISP)

#### Table 175. UART ISP Compare command

Command	M
Input	Address1 (DST): Starting flash or RAM address of data bytes to be compared. This address should be a word boundary.
	Address2 (SRC): Starting flash or RAM address of data bytes to be compared. This address should be a word boundary.
	Number of Bytes: Number of bytes to be compared; should be a multiple of 4.
Return Code	CMD_SUCCESS   (Source and destination data are equal)
	COMPARE_ERROR   (Followed by the offset of first mismatch)
	COUNT_ERROR (Byte count is not a multiple of 4)
	ADDR_ERROR
	ADDR_NOT_MAPPED
	PARAM_ERROR
Description	This command is used to compare the memory contents at two locations.
	Compare result may not be correct when source or destination address contains any of the first 512 bytes starting from address zero. First 512 bytes are re-mapped to boot ROM
Example	"M 8192 268468224 4 <cr><lf>" compares 4 bytes from the RAM address 0x1000 8000 to the 4 bytes from the flash address 0x2000.</lf></cr>

# 17.5.14 ReadUID (UART ISP)

#### Table 176. UART ISP ReadUID command

Command	N
Input	None
Return Code	CMD_SUCCESS followed by four 32-bit words of E-sort test information in ASCII format. The word sent at the lowest address is sent first.
Description	This command is used to read the unique ID.

### 17.5.15 UART ISP Return Codes

#### Table 177. UART ISP Return Codes Summary

Return Code	Mnemonic	Description
0	CMD_SUCCESS	Command is executed successfully. Sent by ISP handler only when command given by the host has been completely and successfully executed.
1	INVALID_COMMAND	Invalid command.
2	SRC_ADDR_ERROR	Source address is not on word boundary.
3	DST_ADDR_ERROR	Destination address is not on a correct boundary.
4	SRC_ADDR_NOT_MAPPED	Source address is not mapped in the memory map. Count value is taken in to consideration where applicable.
5	DST_ADDR_NOT_MAPPED	Destination address is not mapped in the memory map. Count value is taken in to consideration where applicable.
6	COUNT_ERROR	Byte count is not multiple of 4 or is not a permitted value.
7	INVALID_SECTOR	Sector number is invalid or end sector number is greater than start sector number.
8	SECTOR_NOT_BLANK	Sector is not blank.
9	SECTOR_NOT_PREPARED_FOR_ WRITE_OPERATION	Command to prepare sector for write operation was not executed.
10	COMPARE_ERROR	Source and destination data not equal.
11	BUSY	Flash programming hardware interface is busy.
12	PARAM_ERROR	Insufficient number of parameters or invalid parameter.
13	ADDR_ERROR	Address is not on word boundary.
14	ADDR_NOT_MAPPED	Address is not mapped in the memory map. Count value is taken in to consideration where applicable.
15	CMD_LOCKED	Command is locked.
16	INVALID_CODE	Unlock code is invalid.
17	INVALID_BAUD_RATE	Invalid baud rate setting.
18	INVALID_STOP_BIT	Invalid stop bit setting.
19	CODE_READ_PROTECTION_ ENABLED	Code read protection enabled.

# **17.6 IAP commands**

For in application programming the IAP routine should be called with a word pointer in register r0 pointing to memory (RAM) containing command code and parameters. Result of the IAP command is returned in the result table pointed to by register r1. The user can reuse the command table for result by passing the same pointer in registers r0 and r1. The parameter table should be big enough to hold all the results in case the number of results are more than number of parameters. Parameter passing is illustrated in the Figure 38. The number of parameters and results vary according to the IAP command. The maximum number of parameters is 5, passed to the "Copy RAM to FLASH" command.

**User manual** 

The maximum number of results is 4, returned by the "ReadUID" command. The command handler sends the status code INVALID\_COMMAND when an undefined command is received. The IAP routine resides at 0x1FFF 1FF0 location and it is thumb code.

The IAP function could be called in the following way using C.

Define the IAP location entry point. Since the 0th bit of the IAP location is set there will be a change to Thumb instruction set when the program counter branches to this address.

```
#define IAP_LOCATION 0x1fff1ff1
```

Define data structure or pointers to pass IAP command table and result table to the IAP function:

```
unsigned long command[5];
unsigned long result[4];
```

or

```
unsigned long * command;
unsigned long * result;
command=(unsigned long *) 0x...
result= (unsigned long *) 0x...
```

Define pointer to function type, which takes two parameters and returns void. Note the IAP returns the result with the base address of the table residing in R1.

```
typedef void (*IAP)(unsigned int [],unsigned int[]);
IAP iap_entry;
```

Setting function pointer:

```
iap_entry=(IAP) IAP_LOCATION;
```

Whenever you wish to call IAP you could use the following statement.


```
iap_entry (command, result);
```

As per the ARM specification (The ARM Thumb Procedure Call Standard SWS ESPC 0002 A-05) up to 4 parameters can be passed in the r0, r1, r2 and r3 registers respectively. Additional parameters are passed on the stack. Up to 4 parameters can be returned in the r0, r1, r2 and r3 registers respectively. Additional parameters are returned indirectly via memory. Some of the IAP calls require more than 4 parameters. If the ARM suggested scheme is used for the parameter passing/returning then it might create problems due to difference in the C compiler implementation from different vendors. The suggested parameter passing scheme reduces such risk.

The flash memory is not accessible during a write or erase operation. IAP commands, which results in a flash write/erase operation, use 32 bytes of space in the top portion of the on-chip RAM for execution. The user program should not be use this space if IAP flash programming is permitted in the application.

#### Table 178. IAP Command Summary

Command Code	Described in	
50 (decimal)	Table 179	
51 (decimal)	Table 180	
52 (decimal)	Table 181	
53 (decimal)	Table 182	
54 (decimal)	Table 183	
55 (decimal)	Table 184	
56 (decimal)	Table 185	
57 (decimal)	Table 186	
58 (decimal)	Table 187	
	50 (decimal) 51 (decimal) 52 (decimal) 53 (decimal) 54 (decimal) 55 (decimal) 56 (decimal) 57 (decimal)	



## 17.6.1 Prepare sector(s) for write operation (IAP)

This command makes flash write/erase operation a two step process.

#### Table 179. IAP Prepare sector(s) for write operation command

Command	Prepare sector(s) for write operation
Input	Command code: 50 (decimal)
	Param0: Start Sector Number
	<b>Param1:</b> End Sector Number (should be greater than or equal to start sector number).

Command	Prepare sector(s) for write operation
Return Code	CMD_SUCCESS   BUSY
	INVALID_SECTOR
Result	None
Description	This command must be executed before executing "Copy RAM to flash" or "Erase Sector(s)" command. Successful execution of the "Copy RAM to flash" or "Erase Sector(s)" command causes relevant sectors to be protected again. The boot sector can not be prepared by this command. To prepare a single sector use the same "Start" and "End" sector numbers.

#### Table 179. IAP Prepare sector(s) for write operation command

# 17.6.2 Copy RAM to flash (IAP)

See <u>Section 17.5.4</u> for limitations on the write-to-flash process.

#### Table 180. IAP Copy RAM to flash command

Command	Copy RAM to flash
Input	Command code: 51 (decimal)
	<b>Param0(DST):</b> Destination flash address where data bytes are to be written. This address should be a 256 byte boundary.
	<b>Param1(SRC):</b> Source RAM address from which data bytes are to be read. This address should be a word boundary.
	Param2: Number of bytes to be written. Should be 256   512   1024   4096.
	Param3: System Clock Frequency (CCLK) in kHz.
Return Code	CMD_SUCCESS
	SRC_ADDR_ERROR (Address not a word boundary)
	DST_ADDR_ERROR (Address not on correct boundary)
	SRC_ADDR_NOT_MAPPED
	DST_ADDR_NOT_MAPPED
	COUNT_ERROR (Byte count is not 256   512   1024   4096)
	SECTOR_NOT_PREPARED_FOR_WRITE_OPERATION
	BUSY
Result	None
Description	This command is used to program the flash memory. The affected sectors should be prepared first by calling "Prepare Sector for Write Operation" command. The affected sectors are automatically protected again once the copy command is successfully executed. The boot sector can not be written by this command.

# 17.6.3 Erase Sector(s) (IAP)

Table 181. IAP Erase Sector(s) command	
--	--

Erase Sector(s)
Command code: 52 (decimal)
Param0: Start Sector Number
<b>Param1:</b> End Sector Number (should be greater than or equal to start sector number).
Param2: System Clock Frequency (CCLK) in kHz.
CMD_SUCCESS
BUSY
SECTOR_NOT_PREPARED_FOR_WRITE_OPERATION
INVALID_SECTOR
None
This command is used to erase a sector or multiple sectors of on-chip flash memory. The boot sector can not be erased by this command. To erase a single sector use the same "Start" and "End" sector numbers.

# 17.6.4 Blank check sector(s) (IAP)

#### Table 182. IAP Blank check sector(s) command

Command	Blank check sector(s)
Input	Command code: 53 (decimal)
	Param0: Start Sector Number
	<b>Param1:</b> End Sector Number (should be greater than or equal to start sector number).
Return Code	CMD_SUCCESS
	BUSY
	SECTOR_NOT_BLANK
	INVALID_SECTOR
Result	<b>Result0:</b> Offset of the first non blank word location if the Status Code is SECTOR_NOT_BLANK.
	Result1: Contents of non blank word location.
Description	This command is used to blank check a sector or multiple sectors of on-chip flash memory. To blank check a single sector use the same "Start" and "End" sector numbers.

# 17.6.5 Read Part Identification number (IAP)

#### Table 183. IAP Read Part Identification command

Command	Read part identification number		
Input	Command code: 54 (decimal)		
	Parameters: None		
Return Code	CMD_SUCCESS		
Result	Result0: Part Identification Number.		
Description This command is used to read the part identification number.			

# 17.6.6 Read Boot code version number (IAP)

#### Table 184. IAP Read Boot Code version number command

Command	Read boot code version number			
Input	Command code: 55 (decimal)			
	Parameters: None			
Return Code	CMD_SUCCESS			
Result	<b>Result0:</b> 2 bytes of boot code version number. It is to be interpreted as  byte1(Major)>. byte0(Minor)>			
Description	Description This command is used to read the boot code version number.			

# 17.6.7 Compare <address1> <address2> <no of bytes> (IAP)

#### Table 185. IAP Compare command

Command	Compare		
Input	Command code: 56 (decimal)		
·	<b>Param0(DST):</b> Starting flash or RAM address of data bytes to be compared. This address should be a word boundary.		
	<b>Param1(SRC):</b> Starting flash or RAM address of data bytes to be compared. This address should be a word boundary.		
	Param2: Number of bytes to be compared; should be a multiple of 4.		
Return Code	CMD_SUCCESS		
	COMPARE_ERROR		
	COUNT_ERROR (Byte count is not a multiple of 4)		
	ADDR_ERROR		
	ADDR_NOT_MAPPED		
Result	Result0: Offset of the first mismatch if the Status Code is COMPARE_ERROR.		
Description	This command is used to compare the memory contents at two locations.		
	The result may not be correct when the source or destination includes any of the first 512 bytes starting from address zero. The first 512 bytes can be re-mapped to RAM.		

# 17.6.8 Reinvoke ISP (IAP)

#### Table 186. IAP Reinvoke ISP

Command	Compare			
Input	Command code: 57 (decimal)			
Return Code	None			
Result	None.			
Description	This command is used to invoke the bootloader in ISP mode. It maps boot vectors, sets PCLK = CCLK, configures UART pins RXD and TXD, resets counter/timer CT32B1 and resets the U0FDR (see <u>Table 91</u> ). This command may be used when a valid user program is present in the internal flash memory and no pin is available to force the ISP mode.			

# 17.6.9 ReadUID (IAP)

#### Table 187. IAP ReadUID command

Command	Compare			
Input	Command code: 58 (decimal)			
Return Code	CMD_SUCCESS			
Result	Result0: The first 32-bit word (at the lowest address). Result1: The second 32-bit word. Result2: The third 32-bit word. Result3: The fourth 32-bit word.			
Description	This command is used to read the unique ID.			

### 17.6.10 IAP Status Codes

#### Table 188. IAP Status Codes Summary

	-	
Status Code	Mnemonic	Description
0	CMD_SUCCESS	Command is executed successfully.
1	INVALID_COMMAND	Invalid command.
2	SRC_ADDR_ERROR	Source address is not on a word boundary.
3	DST_ADDR_ERROR	Destination address is not on a correct boundary.
4	SRC_ADDR_NOT_MAPPED	Source address is not mapped in the memory map. Count value is taken in to consideration where applicable.
5	DST_ADDR_NOT_MAPPED	Destination address is not mapped in the memory map. Count value is taken in to consideration where applicable.
6	COUNT_ERROR	Byte count is not multiple of 4 or is not a permitted value.
7	INVALID_SECTOR	Sector number is invalid.
8	SECTOR_NOT_BLANK	Sector is not blank.
9	SECTOR_NOT_PREPARED_ FOR_WRITE_OPERATION	Command to prepare sector for write operation was not executed.
10	COMPARE_ERROR	Source and destination data is not same.
11	BUSY	Flash programming hardware interface is busy.

# 17.7 Debug notes

# 17.7.1 Comparing flash images

Depending on the debugger used and the IDE debug settings, the memory that is visible when the debugger connects might be the boot ROM, the internal SRAM, or the flash. To help determine which memory is present in the current debug environment, check the value contained at flash address 0x0000 0004. This address contains the entry point to the code in the ARM Cortex-M0 vector table, which is the bottom of the boot ROM, the internal SRAM, or the flash memory respectively.

Table 189.         Memory mapping in debug mode	
Memory mapping mode	Memory start address visible at 0x0000 0004
Bootloader mode	0x1FFF 0000
User flash mode	0x0000 0000
User SRAM mode	0x1000 0000

400

### 17.7.2 Serial Wire Debug (SWD) flash programming interface

Debug tools can write parts of the flash image to RAM and then execute the IAP call "Copy RAM to flash" repeatedly with proper offset.

# **17.8 Flash signature generation**

The flash module contains a built-in signature generator. This generator can produce a 128-bit signature from a range of flash memory. A typical usage is to verify the flashed contents against a calculated signature (e.g. during programming).

The address range for generating a signature must be aligned on flash-word boundaries, i.e. 128-bit boundaries. Once started, signature generation completes independently. While signature generation is in progress, the flash memory cannot be accessed for other purposes, and an attempted read will cause a wait state to be asserted until signature generation is complete. Code outside of the flash (e.g. internal RAM) can be executed during signature generation. This can include interrupt services, if the interrupt vector table is re-mapped to memory other than the flash memory. The code that initiates signature generation should also be placed outside of the flash memory.

# 17.8.1 Algorithm and procedure for signature generation

#### Signature generation

A signature can be generated for any part of the flash contents. The address range to be used for signature generation is defined by writing the start address to the FMSSTART register, and the stop address to the FMSSTOP register.

The signature generation is started by writing a '1' to FMSSTOP.MISR\_START. Starting the signature generation is typically combined with defining the stop address, which is done in the STOP bits of the same register.

The time that the signature generation takes is proportional to the address range for which the signature is generated. Reading of the flash memory for signature generation uses a self-timed read mechanism and does not depend on any configurable timing settings for the flash. A safe estimation for the duration of the signature generation is:

Duration =  $int((60 / tcy) + 3) \times (FMSSTOP - FMSSTART + 1)$ 

When signature generation is triggered via software, the duration is in AHB clock cycles, and tcy is the time in ns for one AHB clock. The SIG\_DONE bit in FMSTAT can be polled by software to determine when signature generation is complete.

After signature generation, a 128-bit signature can be read from the FMSW0 to FMSW3 registers. The 128-bit signature reflects the corrected data read from the flash. The 128-bit signature reflects flash parity bits and check bit values.

UM10429

#### **Content verification**

The signature as it is read from the FMSW0 to FMSW3 registers must be equal to the reference signature. The algorithms to derive the reference signature is given in Figure 39.

```
int128 signature = 0
int128 nextSignature
FOR address = flashpage 0 TO address = flashpage max
{
    FOR i = 0 TO 126 {
        nextSignature[i] = flashword[i] XOR signature[i+1] }
        nextSignature[127] = flashword[127] XOR signature[0] XOR signature[2]
        XOR signature[27] XOR signature[29]
        signature = nextSignature
}
Fig 39. Algorithm for generating a 128-bit signature
```

# **17.9 Register description**

The flash controller register interface allows to control the flash access times and provides access to the flash signature generator.

Name	Access	Address offset	Description	Reset value	Reference
FLASHCFG	R/W	0x010	Flash configuration register	<tbd></tbd>	Table 191
FMSSTART	R/W	0x020	Signature start address register	0	Table 192
FMSSTOP	R/W	0x024	Signature stop-address register	0	Table 193
FMSW0	R	0x02C	Word 0 [31:0]	-	Table 194
FMSW1	R	0x030	Word 1 [63:32]	-	Table 195
FMSW2	R	0x034	Word 2 [95:64]	-	Table 196
FMSW3	R	0x038	Word 3 [127:96]	-	Table 197
FMSTAT	R	0xFE0	Signature generation status register	0	Table 198
FMSTATCLR	W	0xFE8	Signature generation status clear register	-	<u>Table 199</u>

#### Table 190. Register overview: FMC (base address 0x4003 C000)

### 17.9.1 Flash configuration register

Depending on the system clock frequency, access to the flash memory can be configured with various access times by writing to the FLASHCFG register at address 0x4003 C010.

**Remark:** Improper setting of this register may result in incorrect operation of the flash memory. Do not change the flash access time when using the power profiles in low-current, efficiency, or performance modes.

Table 191. Flash configuration register (FLASHCFG, address 0x4003 C010) bit description

Bit	Symbol	Value	Description	Reset value
1:0	FLASHTIM		Flash memory access time. FLASHTIM +1 is equal to the number of system clocks used for flash access.	10
		0x0	1 system clock flash access time (for system clock frequencies of up to 20 MHz).	
		0x1	2 system clocks flash access time (for system clock frequencies of up to 40 MHz).	
		0x2	3 system clocks flash access time (for system clock frequencies of up to 50 MHz).	
		0x3	Reserved.	
31:2	-	-	Reserved. User software must not change the value of these bits. Bits 31:2 must be written back exactly as read.	<tbd></tbd>

#### 17.9.2 Signature generation address and control registers

These registers control automatic signature generation. A signature can be generated for any part of the flash memory contents. The address range to be used for generation is defined by writing the start address to the signature start address register (FMSSTART) and the stop address to the signature stop address register (FMSSTOP. The start and stop addresses must be aligned to 128-bit boundaries and can be derived by dividing the byte address by 16.

Signature generation is started by setting the SIG\_START bit in the FMSSTOP register. Setting the SIG\_START bit is typically combined with the signature stop address in a single write.

<u>Table 192</u> and <u>Table 193</u> show the bit assignments in the FMSSTART and FMSSTOP registers respectively.

Table 192.	Flash	Module	Signature	Start r	eaister	(FMSSTART	- 0x4003 C02	0) bit descri	ption

Bit	Symbol	Description	Reset value
16:0	START	Signature generation start address (corresponds to AHB byte address bits[20:4]).	0
31:17	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

Table 193. Flash Module Signature Stop register (FMSSTOP - 0x4003 C024) bit description

Bit	Symbol	Value	Description	Reset value
16:0	STOP		BIST stop address divided by 16 (corresponds to AHB byte address [20:4]).	0

#### Chapter 17: LPC1102/04 Flash memory programming firmware

Bit	Symbol	Value	Description	Reset value
17	17 SIG_START		Start control bit for signature generation.	0
		0	Signature generation is stopped	
		1	Initiate signature generation	
31:18	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

#### Table 193. Flash Module Signature Stop register (FMSSTOP - 0x4003 C024) bit description

#### **17.9.3** Signature generation result registers

The signature generation result registers return the flash signature produced by the embedded signature generator. The 128-bit signature is reflected by the four registers FMSW0, FMSW1, FMSW2 and FMSW3.

The generated flash signature can be used to verify the flash memory contents. The generated signature can be compared with an expected signature and thus makes saves time and code space. The method for generating the signature is described in <u>Section 17.8.1</u>.

<u>Table 197</u> show bit assignment of the FMSW0 and FMSW1, FMSW2, FMSW3 registers respectively.

#### Table 194. FMSW0 register bit description (FMSW0, address: 0x4003 C02C)

31:0 SW0[31:0] Word 0 of 128-bit signature (bits 31 to 0)	Bit	Symbol	Description	Reset value
	31:0	SW0[31:0]	Word 0 of 128-bit signature (bits 31 to 0).	-

#### Table 195. FMSW1 register bit description (FMSW1, address: 0x4003 C030)

Bit	Symbol	Description	Reset value
31:0	SW1[63:32]	Word 1 of 128-bit signature (bits 63 to 32).	-

#### Table 196. FMSW2 register bit description (FMSW2, address: 0x4003 C034)

Bit	Symbol	Description	Reset value
31:0	SW2[95:64]	Word 2 of 128-bit signature (bits 95 to 64).	-

#### Table 197. FMSW3 register bit description (FMSW3, address: 0x4003 40C8)

Bit	Symbol	Description	Reset value
31:0	SW3[127:96]	Word 3 of 128-bit signature (bits 127 to 96).	-

#### 17.9.3.1 Flash Module Status register

The read-only FMSTAT register provides a means of determining when signature generation has completed. Completion of signature generation can be checked by polling the SIG\_DONE bit in FMSTAT. SIG\_DONE should be cleared via the FMSTATCLR register before starting a signature generation operation, otherwise the status might indicate completion of a previous operation.

Bit	Symbol	Description	Reset value
1:0	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
2	SIG_DONE	When 1, a previously started signature generation has completed. See FMSTATCLR register description for clearing this flag.	0
31:3	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

Table 198. Flash module Status register (FMSTAT - 0x4003 CFE0) bit description

#### 17.9.3.2 Flash Module Status Clear register

The FMSTATCLR register is used to clear the signature generation completion flag.

Bit	Symbol	Description	Reset value
1:0	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
2	SIG_DONE_CLR	Writing a 1 to this bits clears the signature generation completion flag (SIG_DONE) in the FMSTAT register.	0
31:3	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

Table 199. Flash Module Status Clear register (FMSTATCLR - 0x0x4003 CFE8) bit description

# **UM10429**

Chapter 18: LPC1102/04 Serial Wire Debug (SWD)

Rev. 6 — 12 March 2013

**User manual** 

# 18.1 How to read this chapter

The debug functionality is implemented on the LPC1102 and LPC1104.

For details on using the SWD and the SPI on the LPC1102, see Section 11.2.

# **18.2 Features**

- Supports ARM Serial Wire Debug mode.
- Direct debug access to all memories, registers, and peripherals.
- No target resources are required for the debugging session.
- Four breakpoints.
- Two data watchpoints that can also be used as triggers.

# **18.3 Introduction**

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug functions are supported. The ARM Cortex-M0 is configured to support up to four breakpoints and two watchpoints.

# **18.4 Description**

Debugging with the LPC1102/04 uses the Serial Wire Debug mode.

# **18.5 Pin description**

The tables below indicate the various pin functions related to debug. Some of these functions share pins with other functions which therefore may not be used at the same time.

#### Table 200. Serial Wire Debug pin description

Pin Name	Туре	Description
SWCLK	Input	<b>Serial Wire Clock.</b> This pin is the clock for debug logic when in the Serial Wire Debug mode (SWCLK). This pin is pulled up internally.
SWDIO	Input / Output	<b>Serial wire debug data input/output.</b> The SWDIO pin is used by an external debug tool to communicate with and control the part. This pin is pulled up internally.

**Remark:** On the LPC1102, the SPI clock SCK and the serial wire debug clock SWCLK share the same pin on the WLCSP16 package. Once the SPI is enabled, the serial wire debugger is no longer available. On the LPC1104, SPI and SWD can be used together.

**User manual** 

#### Chapter 18: LPC1102/04 Serial Wire Debug (SWD)


## **18.6 Debug notes**

#### 18.6.1 Debug limitations

**Important:** The user should be aware of certain limitations during debugging. The most important is that, due to limitations of the ARM Cortex-M0 integration, the part cannot wake up in the usual manner from Deep-sleep mode. It is recommended not to use this mode during debug.

Another issue is that debug mode changes the way in which reduced power modes work internal to the ARM Cortex-M0 CPU, and this ripples through the entire system. These differences mean that power measurements should not be made while debugging, the results will be higher than during normal operation in an application.

During a debugging session, the System Tick Timer is automatically stopped whenever the CPU is stopped. Other peripherals are not affected.



#### 18.6.2 Debug connections

# **UM10429**

Chapter 19: Appendix LPC1102/04 ARM Cortex-M0 reference

Rev. 6 — 12 March 2013

User manual

# **19.1 Introduction**


The following material is using the ARM *Cortex-M0 User Guide*. Minor changes have been made regarding the specific implementation of the Cortex-M0 for the LPC1102/04.

The ARM Cortex-M0 documentation is also available in <u>Ref. 1</u> and <u>Ref. 2</u>.

# **19.2 About the Cortex-M0 processor and core peripherals**

The Cortex-M0 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family.



The Cortex-M0 processor is built on a highly area and power optimized 32-bit processor core, with a 3-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0 processor implements the ARMv6-M architecture, which is based on the 16-bit Thumb instruction set and includes Thumb-2 technology. This provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

UM10429

The Cortex-M0 processor closely integrates a configurable **Nested Vectored Interrupt Controller** (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a **non-maskable interrupt** (NMI). The NMI is not implemented on the LPC1102/04.
- provides zero jitter interrupt option
- provides four interrupt priority levels.

The tight integration of the processor core and NVIC provides fast execution of **interrupt service routines** (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a Deep-sleep function that enables the entire device to be rapidly powered down.

#### 19.2.1 System-level interface

The Cortex-M0 processor provides a single system-level interface using AMBA technology to provide high speed, low latency memory accesses.

#### 19.2.2 Integrated configurable debug

The Cortex-M0 processor implements a complete hardware debug solution, with extensive hardware breakpoint and watchpoint options. This provides high system visibility of the processor, memory and peripherals through a 2-pin **Serial Wire Debug** (SWD) port that is ideal for microcontrollers and other small package devices.

#### **19.2.3 Cortex-M0 processor features summary**

- high code density with 32-bit performance
- tools and binary upwards compatible with Cortex-M processor family
- integrated ultra low-power sleep modes
- · efficient code execution permits slower processor clock or increases sleep mode time
- single-cycle 32-bit hardware multiplier
- zero jitter interrupt handling
- extensive debug capabilities.

#### 19.2.4 Cortex-M0 core peripherals

These are:

**NVIC** — The NVIC is an embedded interrupt controller that supports low latency interrupt processing.

**System Control Block** — The **System Control Block** (SCB) is the programmers model interface to the processor. It provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

**System timer** — The system timer, SysTick, is a 24-bit count-down timer. Use this as a Real Time Operating System (RTOS) tick timer or as a simple counter.

## **19.3 Processor**

#### **19.3.1** Programmers model

This section describes the Cortex-M0 programmers model. In addition to the individual core register descriptions, it contains information about the processor modes and stacks.

#### **19.3.1.1 Processor modes**

The processor modes are:

**Thread mode** — Used to execute application software. The processor enters Thread mode when it comes out of reset.

**Handler mode** — Used to handle exceptions. The processor returns to Thread mode when it has finished all exception processing.

#### 19.3.1.2 Stacks

The processor uses a full descending stack. This means the stack pointer indicates the last stacked item on the stack memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks, the main stack and the process stack, with independent copies of the stack pointer, see Section 19.3.1.3.2.


In Thread mode, the CONTROL register controls whether the processor uses the main stack or the process stack, see <u>Section 19–19.3.1.3.7</u>. In Handler mode, the processor always uses the main stack. The options for processor operations are:

		-
Processor mode	Used to execute	Stack used
Thread	Applications	Main stack or process stack See <u>Section 19–19.3.1.3.7</u>
Handler	Exception handlers	Main stack

#### Table 201. Summary of processor mode and stack use options

#### 19.3.1.3 Core registers

The processor core registers are:



#### Table 202. Core register set summary

Name	Type <sup>[1]</sup>	Reset value	Description
R0-R12	RW	Unknown	Section 19–19.3.1.3.1
MSP	RW	See description	Section 19–19.3.1.3.2
PSP	RW	Unknown	Section 19–19.3.1.3.2
LR	RW	Unknown	Section 19–19.3.1.3.3
PC	RW	See description	Section 19–19.3.1.3.4
PSR	RW	Unknown <sup>[2]</sup>	Table 19–203
APSR	RW	Unknown	Table 19–204
IPSR	RO	0x00000000	Table 205
EPSR	RO	Unknown <sup>[2]</sup>	Table 19–206
PRIMASK	RW	0x00000000	Table 19–207
CONTROL	RW	0x00000000	Table 19–208

[1] Describes access type during program execution in thread mode and Handler mode. Debug access can differ.

[2] Bit[24] is the T-bit and is loaded from bit[0] of the reset vector.

#### 19.3.1.3.1 General-purpose registers

R0-R12 are 32-bit general-purpose registers for data operations.

#### 19.3.1.3.2 Stack Pointer

The Stack Pointer (SP) is register R13. In Thread mode, bit[1] of the CONTROL register indicates the stack pointer to use:

- 0 = **Main Stack Pointer** (MSP). This is the reset value.
- 1 = Process Stack Pointer (PSP).

UM10429

On reset, the processor loads the MSP with the value from address 0x00000000.

#### 19.3.1.3.3 Link Register

The **Link Register** (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the LR value is Unknown.

#### 19.3.1.3.4 Program Counter

The **Program Counter** (PC) is register R15. It contains the current program address. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004. Bit[0] of the value is loaded into the EPSR T-bit at reset and must be 1.

#### 19.3.1.3.5 Program Status Register

The Program Status Register (PSR) combines:

- Application Program Status Register (APSR)
- Interrupt Program Status Register (IPSR)
- Execution Program Status Register (EPSR).

These registers are mutually exclusive bitfields in the 32-bit PSR. The PSR bit assignments are:

	31	30	29	28	27	25	24 2	23									6	5			0
APSR	N	Z	с	v								Res	serve	d							
IPSR									R	eser	rved							Exc	epti	on nu	ımber
EPSR			Res	ser	ved		т						Re	eserve	d						
Fia 43	Fig 43. APSR, IPSR, EPSR register bit assignments																				

Access these registers individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example:

- read all of the registers using PSR with the MRS instruction
- write to the APSR using APSR with the MSR instruction.

The PSR combinations and attributes are:

#### Table 203. PSR register combinations

Register	Туре	Combination
PSR	RW[1][2]	APSR, EPSR, and IPSR
IEPSR	RO	EPSR and IPSR
IAPSR	RW[1]	APSR and IPSR
EAPSR	RW[2]	APSR and EPSR

[1] The processor ignores writes to the IPSR bits.

[2] Reads of the EPSR bits return zero, and the processor ignores writes to the these bits

UM10429

See the instruction descriptions <u>Section 19–19.4.7.6</u> and <u>Section 19–19.4.7.7</u> for more information about how to access the program status registers.

**Application Program Status Register:** The APSR contains the current state of the condition flags, from previous instruction executions. See the register summary in <u>Table 19–202</u> for its attributes. The bit assignments are:

#### Table 204. APSR bit assignments

Bits	Name	Function
[31]	Ν	Negative flag
[30]	Z	Zero flag
[29]	С	Carry or borrow flag
[28]	V	Overflow flag
[27:0]	-	Reserved

See <u>Section 19.4.4.1.4</u> for more information about the APSR negative, zero, carry or borrow, and overflow flags.

**Interrupt Program Status Register:** The IPSR contains the exception number of the current **Interrupt Service Routine** (ISR). See the register summary in <u>Table 19–202</u> for its attributes. The bit assignments are:

#### Table 205. IPSR bit assignments

Bits	Name	Function
[31:6]	-	Reserved
[5:0]	Exception number	This is the number of the current exception:
		0 = Thread mode
		1 = Reserved
		2 = NMI
		3 = HardFault
		4-10 = Reserved
		11 = SVCall
		12, 13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0
		47 = IRQ31
		48-63 = Reserved.
		see Section 19–19.3.3.2 for more information.

Execution Program Status Register: The EPSR contains the Thumb state bit.

See the register summary in <u>Table 19–202</u> for the EPSR attributes. The bit assignments are:

UM1	0429	

Table 206.	EPSR	bit assignments
------------	------	-----------------

Bits	Name	Function
[31:25]	-	Reserved
[24]	Т	Thumb state bit
[23:0]	-	Reserved

Attempts by application software to read the EPSR directly using the MRS instruction always return zero. Attempts to write the EPSR using the MSR instruction are ignored. Fault handlers can examine the EPSR value in the stacked PSR to determine the cause of the fault. See Section 19–19.3.3.6. The following can clear the T bit to 0:

- instructions BLX, BX and POP{PC}
- restoration from the stacked xPSR value on an exception return
- bit[0] of the vector value on an exception entry.

Attempting to execute instructions when the T bit is 0 results in a HardFault or lockup. See <u>Section 19–19.3.4.1</u> for more information.

**Interruptible-restartable instructions:** The interruptible-restartable instructions are LDM and STM. When an interrupt occurs during the execution of one of these instructions, the processor abandons execution of the instruction.

After servicing the interrupt, the processor restarts execution of the instruction from the beginning.

#### 19.3.1.3.6 Exception mask register

The exception mask register disables the handling of exceptions by the processor. Disable exceptions where they might impact on timing critical tasks or code sequences requiring atomicity.

To disable or re-enable exceptions, use the MSR and MRS instructions, or the CPS instruction, to change the value of PRIMASK. See <u>Section 19–19.4.7.6</u>, <u>Section 19–19.4.7.7</u>, and <u>Section 19–19.4.7.2</u> for more information.

**Priority Mask Register:** The PRIMASK register prevents activation of all exceptions with configurable priority. See the register summary in <u>Table 19–202</u> for its attributes. The bit assignments are:

Table 207.	PRIMASK register bit assignments
------------	----------------------------------

	0	5
Bits	Name	Function
[31:1]	-	Reserved
[0]	PRIMASK	0 = no effect
		1 = prevents the activation of all exceptions with configurable priority.

#### 19.3.1.3.7 CONTROL register

The CONTROL register controls the stack used when the processor is in Thread mode. See the register summary in Table 19-202 for its attributes. The bit assignments are:

	CINTROL register bit	assignments
Bits	Name	Function
[31:2]	-	Reserved
[1]	Active stack	Defines the current stack:
	pointer	0 = MSP is the current stack pointer
		1 = PSP is the current stack pointer.
		In Handler mode this bit reads as zero and ignores writes.
[0]	-	Reserved.

Table 208	CONTROL	register bit	assignments
	CONTROL	register bit	assignments

Handler mode always uses the MSP, so the processor ignores explicit writes to the active stack pointer bit of the CONTROL register when in Handler mode. The exception entry and return mechanisms update the CONTROL register.

In an OS environment, it is recommended that threads running in Thread mode use the process stack and the kernel and exception handlers use the main stack.

By default, Thread mode uses the MSP. To switch the stack pointer used in Thread mode to the PSP, use the MSR instruction to set the Active stack pointer bit to 1, see <u>Section 19–19.4.7.6</u>.

**Remark:** When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction. This ensures that instructions after the ISB execute using the new stack pointer. See <u>Section 19–19.4.7.5</u>.

#### 19.3.1.4 Exceptions and interrupts

The Cortex-M0 processor supports interrupts and system exceptions. The processor and the **Nested Vectored Interrupt Controller** (NVIC) prioritize and handle all exceptions. An interrupt or exception changes the normal flow of software control. The processor uses handler mode to handle all exceptions except for reset. See <u>Section 19–19.3.3.6.1</u> and <u>Section 19–19.3.3.6.2</u> for more information.

The NVIC registers control interrupt handling. See <u>Section 19–19.5.2</u> for more information.

#### 19.3.1.5 Data types

The processor:

- supports the following data types:
  - 32-bit words
  - 16-bit halfwords
  - 8-bit bytes
- manages all data memory accesses as little-endian. Instruction memory and Private Peripheral Bus (PPB) accesses are always little-endian. See <u>Section 19–19.3.2.1</u> for more information.

#### **19.3.1.6 The Cortex Microcontroller Software Interface Standard**

ARM provides the **Cortex Microcontroller Software Interface Standard** (CMSIS) for programming Cortex-M0 microcontrollers. The CMSIS is an integrated part of the device driver library.

For a Cortex-M0 microcontroller system, CMSIS defines:

- a common way to:
  - access peripheral registers
  - define exception vectors
- the names of:
  - the registers of the core peripherals
  - the core exception vectors
- a device-independent interface for RTOS kernels.

The CMSIS includes address definitions and data structures for the core peripherals in the Cortex-M0 processor. It also includes optional interfaces for middleware components comprising a TCP/IP stack and a Flash file system.

The CMSIS simplifies software development by enabling the reuse of template code, and the combination of CMSIS-compliant software components from various middleware vendors. Software vendors can expand the CMSIS to include their peripheral definitions and access functions for those peripherals.

This document includes the register names defined by the CMSIS, and gives short descriptions of the CMSIS functions that address the processor core and the core peripherals.


**Remark:** This document uses the register short names defined by the CMSIS. In a few cases these differ from the architectural short names that might be used in other documents.

The following sections give more information about the CMSIS:

- Section 19.3.5.3 "Power management programming hints"
- Section 19.4.2 "Intrinsic functions"
- Section 19.5.2.1 "Accessing the Cortex-M0 NVIC registers using CMSIS"
- Section 19.5.2.8.1 "NVIC programming hints".

#### 19.3.2 Memory model

This section describes the processor memory map and the behavior of memory accesses. The processor has a fixed memory map that provides up to 4GB of addressable memory. The memory map is:



The processor reserves regions of the **Private peripheral bus** (PPB) address range for core peripheral registers, see <u>Section 19–19.2</u>.

#### 19.3.2.1 Memory regions, types and attributes

The memory map is split into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

**Normal** — The processor can re-order transactions for efficiency, or perform speculative reads.

**Device** — The processor preserves transaction order relative to other transactions to Device or Strongly-ordered memory.

UM10429

**Strongly-ordered** — The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly-ordered memory mean that the memory system can buffer a write to Device memory, but must not buffer a write to Strongly-ordered memory.

The additional memory attributes include.

**Execute Never (XN)** — Means the processor prevents instruction accesses. A HardFault exception is generated on executing an instruction fetched from an XN region of memory.

#### **19.3.2.2** Memory system ordering of memory accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing any re-ordering does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions, see Section 19–19.3.2.4.

However, the memory system does guarantee some ordering of accesses to Device and Strongly-ordered memory. For two memory access instructions A1 and A2, if A1 occurs before A2 in program order, the ordering of the memory accesses caused by two instructions is:

A2	Normal	Device access		Strongly-
A1	access	Non-shareable	Shareable	ordered access
Normal access	-	-	-	-
Device access, non-shareable	-	<	-	<
Device access, shareable	-	-	<	<
Strongly-ordered access	-	<	<	<

Fig 45. Memory ordering restrictions

Where:

- - Means that the memory system does not guarantee the ordering of the accesses.

< — Means that accesses are observed in program order, that is, A1 is always observed before A2.

#### **19.3.2.3 Behavior of memory accesses**

The behavior of accesses to each region in the memory map is:

Table 209.	Memory	access	behavior
------------	--------	--------	----------

Address range	Memory region	Memory type <mark>[1]</mark>	XN[1]	Description
0x00000000- 0x1FFFFFFF	Code	Normal	-	Executable region for program code. You can also put data here.
0x20000000- 0x3FFFFFFF	SRAM	Normal	-	Executable region for data. You can also put code here.
0x40000000- 0x5FFFFFFF	Peripheral	Device	XN	External device memory.
0x6000000 <b>-</b> 0x9FFFFFFF	External RAM	Normal	-	Executable region for data.
0xA0000000- 0xDFFFFFFF	External device	Device	XN	External device memory.
0xE0000000- 0xE00FFFFF	Private Peripheral Bus	Strongly-ordered	XN	This region includes the NVIC, System timer, and System Control Block. Only word accesses can be used in this region.
0xE0100000- 0xFFFFFFFF	Device	Device	XN	Vendor specific.

[1] See <u>Section 19–19.3.2.1</u> for more information.

The Code, SRAM, and external RAM regions can hold programs.

#### 19.3.2.4 Software ordering of memory accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions. This is because:

- the processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence
- memory or devices in the memory map might have different wait states
- some memory accesses are buffered or speculative.

Section 19–19.3.2.2 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The processor provides the following memory barrier instructions:

**DMB** — The **Data Memory Barrier** (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions. See Section 19–19.4.7.3.

**DSB** — The **Data Synchronization Barrier** (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute. See Section 19–19.4.7.4.

**ISB** — The **Instruction Synchronization Barrier** (ISB) ensures that the effect of all completed memory transactions is recognizable by subsequent instructions. See <u>Section 19–19.4.7.5</u>.

The following are examples of using memory barrier instructions:

**Vector table** — If the program changes an entry in the vector table, and then enables the corresponding exception, use a DMB instruction between the operations. This ensures that if the exception is taken immediately after being enabled the processor uses the new exception vector.

**Self-modifying code** — If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. This ensures subsequent instruction execution uses the updated program.

**Memory map switching** — If the system contains a memory map switching mechanism, use a DSB instruction after switching the memory map. This ensures subsequent instruction execution uses the updated memory map.

Memory accesses to Strongly-ordered memory, such as the System Control Block, do not require the use of DMB instructions.


The processor preserves transaction order relative to all other transactions.

#### 19.3.2.5 Memory endianness

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. <u>Section 19–19.3.2.5.1</u> describes how words of data are stored in memory.

#### 19.3.2.5.1 Little-endian format

In little-endian format, the processor stores the **least significant byte** (lsbyte) of a word at the lowest-numbered byte, and the **most significant byte** (msbyte) at the highest-numbered byte. For example:



#### 19.3.3 Exception model

This section describes the exception model.

#### **19.3.3.1 Exception states**

Each exception is in one of the following states:

**Inactive** — The exception is not active and not pending.

**Pending** — The exception is waiting to be serviced by the processor.

**User manual** 

An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.

Active — An exception that is being serviced by the processor but has not completed.

An exception handler can interrupt the execution of another exception handler. In this case both exceptions are in the active state.

Active and pending — The exception is being serviced by the processor and there is a pending exception from the same source.

#### 19.3.3.2 Exception types

The exception types are:

Remark: The NMI is not implemented on the LPC1102/04.

**Reset** — Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts in Thread mode.

**NMI** — A **NonMaskable Interrupt** (NMI) can be signalled by a peripheral or triggered by software. This is the highest priority exception other than reset. It is permanently enabled and has a fixed priority of -2. NMIs cannot be:

- masked or prevented from activation by any other exception
- preempted by any exception other than Reset.

**HardFault** — A HardFault is an exception that occurs because of an error during normal or exception processing. HardFaults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.

**SVCall** — A **supervisor call** (SVC) is an exception that is triggered by the svc instruction. In an OS environment, applications can use svc instructions to access OS kernel functions and device drivers.

**PendSV** — PendSV is an interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active.

**SysTick** — A SysTick exception is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the processor can use this exception as system tick.

**Interrupt (IRQ)** — An interrupt, or IRQ, is an exception signalled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor.

#### Table 210. Properties of different exception types

Exception number <sup>[1]</sup>	IRQ number <mark>[1]</mark>	Exception type	Priority	Vector address <sup>[2]</sup>
1	-	Reset	-3, the highest	0x0000004
2	-14	NMI	-2	0x0000008
3	-13	HardFault	-1	0x000000C
4-10	-	Reserved	-	-
11	-5	SVCall	Configurable <sup>[3]</sup>	0x000002C

Exception number <sup>[1]</sup>	IRQ number <mark>[1]</mark>	Exception type	Priority	Vector address <sup>[2]</sup>
12-13	-	Reserved	-	-
14	-2	PendSV	Configurable <sup>[3]</sup>	0x0000038
15	-1	SysTick	Configurable <sup>[3]</sup>	0x000003C
16 and above	0 and above	Interrupt (IRQ)	Configurable <sup>[3]</sup>	0x00000040 and above <sup>[4]</sup>

Table 210. Properties of different exception types

[1] To simplify the software layer, the CMSIS only uses IRQ numbers and therefore uses negative values for exceptions other than interrupts. The IPSR returns the Exception number, see Table 19–205.

- [2] See <u>Section 19.3.3.4</u> for more information.
- [3] See <u>Section 19–19.5.2.6</u>.
- [4] Increasing in steps of 4.

For an asynchronous exception, other than reset, the processor can execute additional instructions between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that <u>Table 19–210</u> shows as having configurable priority, see <u>Section 19–19.5.2.3</u>.

For more information about HardFaults, see Section 19–19.3.4.

#### 19.3.3.3 Exception handlers

The processor handles exceptions using:

**Interrupt Service Routines (ISRs)** — Interrupts IRQ0 to IRQ31 are the exceptions handled by ISRs.

Fault handler — HardFault is the only exception handled by the fault handler.

**System handlers** — NMI, PendSV, SVCall SysTick, and HardFault are all system exceptions handled by system handlers.

#### 19.3.3.4 Vector table

The vector table contains the reset value of the stack pointer, and the start addresses, also called exception vectors, for all exception handlers. Figure 19–47 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is written in Thumb code.

Exception number		Vector	Offset
47	31	IRQ31	0xBC
· ·	Ĩ		≍ . ≍
18	2	IRQ2	
18	2	IRQ2	— 0x48
17	0	IRQ1	0x44
15	-1	SysTick	— 0x40
13	-1	PendSV	— 0x3C
13	-		— 0x38
12		Reserved	
11	-5	SVCall	
10	-		— 0x2C
9			
8			
7		Reserved	
6			
5			
4			— 0x10
3	-13	HardFault	0x10 0x0C
2	-14	NMI	0x08
1		Reset	— 0x04
		Initial SP value	0x00

The vector table is fixed at address 0x00000000.

#### 19.3.3.5 Exception priorities

As Table 19–210 shows, all exceptions have an associated priority, with:

- a lower priority value indicating a higher priority
- configurable priorities for all exceptions except Reset, HardFault, and NMI.

If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities see

- <u>Section 19–19.5.3.7</u>
- <u>Section 19–19.5.2.6</u>.

**Remark:** Configurable priority values are in the range 0-3. The Reset, HardFault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

Assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

#### 19.3.3.6 Exception entry and return

Descriptions of exception handling use the following terms:

**Preemption** — When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled.

When one exception preempts another, the exceptions are called nested exceptions. See <u>Section 19–19.3.3.6.1</u> for more information.

**Return** — This occurs when the exception handler is completed, and:

- there is no pending exception with sufficient priority to be serviced
- the completed exception handler was not handling a late-arriving exception.

The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See Section 19–19.3.3.6.2 for more information.

**Tail-chaining** — This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.

**Late-arriving** — This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved would be the same for both exceptions. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

#### 19.3.3.6.1 Exception entry


Exception entry occurs when there is a pending exception with sufficient priority and either:

- the processor is in Thread mode
- the new exception is of higher priority than the exception being handled, in which case the new exception preempts the exception being handled.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has greater priority than any limit set by the mask register, see <u>Section 19–19.3.1.3.6</u>. An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as **stacking** and the structure of eight data words is referred as a **stack frame**. The stack frame contains the following information:



Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. The stack frame is aligned to a double-word address.

The stack frame includes the return address. This is the address of the next instruction in the interrupted program. This value is restored to the PC at exception return so that the interrupted program resumes.

The processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC\_RETURN value to the LR. This indicates which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher priority exception occurs during exception entry, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception. This is the late arrival case.

#### 19.3.3.6.2 Exception return

Exception return occurs when the processor is in Handler mode and execution of one of the following instructions attempts to set the PC to an EXC\_RETURN value:

- a POP instruction that loads the PC
- a BX instruction using any register.

The processor saves an EXC\_RETURN value to the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. Bits[31:4] of an EXC\_RETURN value are 0xFFFFFF. When the processor loads a value matching this pattern to the PC it detects that the operation is a

not a normal branch operation and, instead, that the exception is complete. Therefore, it starts the exception return sequence. Bits[3:0] of the EXC\_RETURN value indicate the required return stack and processor mode, as Table 19–211 shows.

#### Table 211. Exception return behavior

EXC_RETURN	Description
0xFFFFFFF1	Return to Handler mode.
	Exception return gets state from the main stack.
	Execution uses MSP after return.
0xFFFFFF9	Return to Thread mode.
	Exception return gets state from MSP.
	Execution uses MSP after return.
OxFFFFFFD	Return to Thread mode.
	Exception return gets state from PSP.
	Execution uses PSP after return.
All other values	Reserved.

### **19.3.4 Fault handling**

Faults are a subset of exceptions, see <u>Section 19–19.3.3</u>. All faults result in the HardFault exception being taken or cause lockup if they occur in the NMI or HardFault handler. The faults are:

- execution of an svc instruction at a priority equal or higher than SVCall
- execution of a BKPT instruction without a debugger attached
- a system-generated bus error on a load or store
- execution of an instruction from an XN memory address
- execution of an instruction from a location for which the system generates a bus fault
- a system-generated bus error on a vector fetch
- execution of an Undefined instruction
- execution of an instruction when not in Thumb-State as a result of the T-bit being previously cleared to 0
- an attempted load or store to an unaligned address.

**Remark:** Only Reset and NMI can preempt the fixed priority HardFault handler. A HardFault can preempt any exception other than Reset, NMI, or another hard fault.

#### 19.3.4.1 Lockup

The processor enters a lockup state if a fault occurs when executing the NMI or HardFault handlers, or if the system generates a bus error when unstacking the PSR on an exception return using the MSP. When the processor is in lockup state it does not execute any instructions. The processor remains in lockup state until one of the following occurs:

- it is reset
- a debugger halts it
- an NMI occurs and the current lockup is in the HardFault handler.

**User manual** 

**Remark:** If lockup state occurs in the NMI handler a subsequent NMI does not cause the processor to leave lockup state.

#### **19.3.5** Power management

The Cortex-M0 processor sleep modes reduce power consumption:

- a sleep mode, that stops the processor clock
- a Deep-sleep mode.

The SLEEPDEEP bit of the SCR selects which sleep mode is used, see <u>Section 19–19.5.3.5</u>.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode.

#### **19.3.5.1** Entering sleep mode

This section describes the mechanisms software can use to put the processor into sleep mode.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back in to sleep mode.

#### 19.3.5.1.1 Wait for interrupt

The Wait For Interrupt instruction, WFI, causes immediate entry to sleep mode. When the processor executes a WFI instruction it stops executing instructions and enters sleep mode. See <u>Section 19–19.4.7.12</u> for more information.

#### 19.3.5.1.2 Wait for event

**Remark:** The WFE instruction is not implemented on the LPC1102/04.

The Wait For Event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the value of the event register:

0 — The processor stops executing instructions and enters sleep mode

**1** — The processor sets the register to zero and continues executing instructions without entering sleep mode.

See Section 19–19.4.7.11 for more information.

If the event register is 1, this indicates that the processor must not enter sleep mode on execution of a WFE instruction. Typically, this is because of the assertion of an external event, or because another processor in the system has executed a SEV instruction, see Section 19-19.4.7.9. Software cannot access this register directly.

#### 19.3.5.1.3 Sleep-on-exit

If the SLEEPONEXIT bit of the SCR is set to 1, when the processor completes the execution of an exception handler and returns to Thread mode it immediately enters sleep mode. Use this mechanism in applications that only require the processor to run when an interrupt occurs.

#### 19.3.5.2 Wake-up from sleep mode

The conditions for the processor to wake-up depend on the mechanism that caused it to enter sleep mode.

#### 19.3.5.2.1 Wake-up from WFI or sleep-on-exit

Normally, the processor wakes up only when it detects an exception with sufficient priority to cause exception entry.

Some embedded systems might have to execute system restore tasks after the processor wakes up, and before it executes an interrupt handler. To achieve this set the PRIMASK bit to 1. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor sets PRIMASK to zero. For more information about PRIMASK, see Section 19–19.3.1.3.6.

#### 19.3.5.2.2 Wake-up from WFE

The processor wakes up if:

- it detects an exception with sufficient priority to cause exception entry
- in a multiprocessor system, another processor in the system executes a SEV instruction.

In addition, if the SEVONPEND bit in the SCR is set to 1, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about the SCR see <u>Section 19–19.5.3.5</u>.

#### **19.3.5.3** Power management programming hints

ISO/IEC C cannot directly generate the WFI, WFE, and SEV instructions. The CMSIS provides the following intrinsic functions for these instructions:

void \_\_WFE(void) // Wait for Event void \_\_WFI(void) // Wait for Interrupt void \_\_SEV(void) // Send Event

# **19.4 Instruction set**

#### 19.4.1 Instruction set summary

The processor implements a version of the Thumb instruction set. <u>Table 212</u> lists the supported instructions.

Remark: In Table 212

**User manual** 

- angle brackets, <>, enclose alternative forms of the operand
- braces, {}, enclose optional operands and mnemonic parts
- the Operands column is not exhaustive.

For more information on the instructions and operands, see the instruction descriptions.

Mnemonic	Operands	Brief description	Flags	Reference
ADCS	{Rd,} Rn, Rm	Add with Carry	N,Z,C,V	Section 19-19.4.5.1
ADD{S}	{Rd,} Rn, <rm #imm></rm #imm>	Add	N,Z,C,V	Section 19-19.4.5.1
ADR	Rd, label	PC-relative Address to Register	-	Section 19-19.4.4.1
ANDS	{Rd,} Rn, Rm	Bitwise AND	N,Z	Section 19-19.4.5.1
ASRS	{Rd,} Rm, <rs #imm></rs #imm>	Arithmetic Shift Right	N,Z,C	Section 19-19.4.5.3
B{cc}	label	Branch {conditionally}	-	Section 19-19.4.6.1
BICS	{Rd,} Rn, Rm	Bit Clear	N,Z	Section 19-19.4.5.2
BKPT	#imm	Breakpoint	-	Section 19-19.4.7.1
BL	label	Branch with Link	-	Section 19-19.4.6.1
BLX	Rm	Branch indirect with Link	-	Section 19-19.4.6.1
BX	Rm	Branch indirect	-	Section 19-19.4.6.1
CMN	Rn, Rm	Compare Negative	N,Z,C,V	Section 19-19.4.5.4
CMP	Rn, <rm #imm></rm #imm>	Compare	N,Z,C,V	Section 19-19.4.5.4
CPSID	i	Change Processor State, Disable Interrupts	-	Section 19–19.4.7.2
CPSIE	i	Change Processor State, Enable Interrupts	-	Section 19–19.4.7.2
DMB	-	Data Memory Barrier	-	Section 19-19.4.7.3
DSB	-	Data Synchronization Barrier	-	Section 19-19.4.7.4
EORS	{Rd,} Rn, Rm	Exclusive OR	N,Z	Section 19-19.4.5.2
ISB	-	Instruction Synchronization Barrier	-	Section 19-19.4.7.5
LDM	Rn{!}, reglist	Load Multiple registers, increment after	-	Section 19-19.4.4.5
LDR	Rt, label	Load Register from PC-relative address	-	Section 19-19.4.4
LDR	Rt, [Rn, <rm #imm>]</rm #imm>	Load Register with word	-	Section 19-19.4.4
LDRB	Rt, [Rn, <rm #imm>]</rm #imm>	Load Register with byte	-	Section 19-19.4.4
LDRH	Rt, [Rn, <rm #imm>]</rm #imm>	Load Register with halfword	-	Section 19-19.4.4
LDRSB	Rt, [Rn, <rm #imm>]</rm #imm>	Load Register with signed byte	-	Section 19-19.4.4
LDRSH	Rt, [Rn, <rm #imm>]</rm #imm>	Load Register with signed halfword	-	Section 19-19.4.4
LSLS	{Rd,} Rn, <rs #imm></rs #imm>	Logical Shift Left	N,Z,C	Section 19-19.4.5.3
U	{Rd,} Rn, <rs #imm></rs #imm>	Logical Shift Right	N,Z,C	Section 19-19.4.5.3
MOV{S}	Rd, Rm	Move	N,Z	Section 19-19.4.5.5
MRS	Rd, spec_reg	Move to general register from special register	-	Section 19–19.4.7.6
MSR	spec_reg, Rm	Move to special register from general register	N,Z,C,V	Section 19–19.4.7.7
MULS	Rd, Rn, Rm	Multiply, 32-bit result	N,Z	Section 19-19.4.5.6
MVNS	Rd, Rm	Bitwise NOT	N,Z	Section 19-19.4.5.5

#### Table 212. Cortex-M0 instructions

Mnemonic	Operands	Brief description	Flags	Reference
NOP	-	No Operation	-	Section 19-19.4.7.8
ORRS	{Rd,} Rn, Rm	Logical OR	N,Z	Section 19-19.4.5.2
POP	reglist	Pop registers from stack	-	Section 19-19.4.4.6
PUSH	reglist	Push registers onto stack	-	Section 19–19.4.4.6
REV	Rd, Rm	Byte-Reverse word	-	Section 19-19.4.5.7
REV16	Rd, Rm	Byte-Reverse packed halfwords	-	Section 19–19.4.5.7
REVSH	Rd, Rm	Byte-Reverse signed halfword	-	Section 19-19.4.5.7
RORS	{Rd,} Rn, Rs	Rotate Right	N,Z,C	Section 19-19.4.5.3
RSBS	{Rd,} Rn, #0	Reverse Subtract	N,Z,C,V	Section 19-19.4.5.1
SBCS	{Rd,} Rn, Rm	Subtract with Carry	N,Z,C,V	Section 19-19.4.5.1
SEV	-	Send Event	-	Section 19-19.4.7.9
STM	Rn!, reglist	Store Multiple registers, increment after	-	Section 19–19.4.4.5
STR	Rt, [Rn, <rm #imm>]</rm #imm>	Store Register as word	-	Section 19-19.4.4
STRB	Rt, [Rn, <rm #imm>]</rm #imm>	Store Register as byte	-	Section 19-19.4.4
STRH	Rt, [Rn, <rm #imm>]</rm #imm>	Store Register as halfword	-	Section 19-19.4.4
SUB{S}	{Rd,} Rn, <rm #imm></rm #imm>	Subtract	N,Z,C,V	Section 19-19.4.5.1
SVC	#imm	Supervisor Call	-	Section 19-19.4.7.10
SXTB	Rd, Rm	Sign extend byte	-	Section 19-19.4.5.8
SXTH	Rd, Rm	Sign extend halfword	-	Section 19-19.4.5.8
TST	Rn, Rm	Logical AND based test	N,Z	Section 19-19.4.5.9
UXTB	Rd, Rm	Zero extend a byte	-	Section 19-19.4.5.8
UXTH	Rd, Rm	Zero extend a halfword	-	Section 19-19.4.5.8
WFE	-	Wait For Event	-	Section 19-19.4.7.11
WFI	-	Wait For Interrupt	-	Section 19-19.4.7.12

#### Table 212. Cortex-M0 instructions

### **19.4.2 Intrinsic functions**

ISO/IEC C code cannot directly access some Cortex-M0 instructions. This section describes intrinsic functions that can generate these instructions, provided by the CMSIS and that might be provided by a C compiler. If a C compiler does not support an appropriate intrinsic function, you might have to use inline assembler to access the relevant instruction.

The CMSIS provides the following intrinsic functions to generate instructions that ISO/IEC C code cannot directly access:

Table 213. CMSIS intrinsic functions to generate some Cortex-M0 instructions
--

Instruction	CMSIS intrinsic function
CPSIE i	voidenable_irq(void)
CPSID i	voiddisable_irq(void)
ISB	voidISB(void)
DSB	voidDSB(void)
DMB	voidDMB(void)
NOP	voidNOP(void)

All information provided in this document is subject to legal disclaimers.

Instruction	CMSIS intrinsic function		
REV	uint32_tREV(uint32_t int value)		
REV16	uint32_tREV16(uint32_t int value)		
REVSH	uint32_tREVSH(uint32_t int value)		
SEV	voidSEV(void)		
WFE	voidWFE(void)		
WFI	voidWFI(void)		

Table 213. CMSIS intrinsic functions to generate some Cortex-M0 instructions

The CMSIS also provides a number of functions for accessing the special registers using MRS and MSR instructions:

Special register	Access	CMSIS function
PRIMASK	Read	uint32_tget_PRIMASK (void)
	Write	voidset_PRIMASK (uint32_t value)
CONTROL	Read	uint32_tget_CONTROL (void)
	Write	<pre>voidset_CONTROL (uint32_t value)</pre>
MSP	Read	uint32_tget_MSP (void)
	Write	<pre>voidset_MSP (uint32_t TopOfMainStack)</pre>
PSP	Read	uint32_tget_PSP (void)
	Write	<pre>voidset_PSP (uint32_t TopOfProcStack)</pre>

#### Table 214. insic functions to access the special registers

#### **19.4.3** About the instruction descriptions

The following sections give more information about using the instructions:

- Section 19.4.3.1 "Operands"
- Section 19.4.3.2 "Restrictions when using PC or SP"
- Section 19.4.3.3 "Shift Operations"
- Section 19.4.3.4 "Address alignment"
- Section 19.4.3.5 "PC-relative expressions"
- Section 19.4.3.6 "Conditional execution".

#### 19.4.3.1 Operands

An instruction operand can be an ARM register, a constant, or another instruction-specific parameter. Instructions act on the operands and often store the result in a destination register. When there is a destination register in the instruction, it is usually specified before the other operands.

#### 19.4.3.2 Restrictions when using PC or SP

Many instructions are unable to use, or have restrictions on whether you can use, the **Program Counter** (PC) or **Stack Pointer** (SP) for the operands or destination register. See instruction descriptions for more information.

**Remark:** When you update the PC with a BX, BLX, or POP instruction, bit[0] of any address must be 1 for correct execution. This is because this bit indicates the destination instruction set, and the Cortex-M0 processor only supports Thumb instructions. When a BL or BLX instruction writes the value of bit[0] into the LR it is automatically assigned the value 1.

#### 19.4.3.3 Shift Operations

Register shift operations move the bits in a register left or right by a specified number of bits, the **shift length**. Register shift can be performed directly by the instructions ASR, LSR, LSL, and ROR and the result is written to a destination register. The permitted shift lengths depend on the shift type and the instruction, see the individual instruction description. If the shift length is 0, no shift occurs. Register shift operations update the carry flag except when the specified shift length is 0. The following sub-sections describe the various shift operations and how they affect the carry flag. In these descriptions, *Rm* is the register containing the value to be shifted, and *n* is the shift length.

#### 19.4.3.3.1 ASR


Arithmetic shift right by *n* bits moves the left-hand 32 -*n* bits of the register *Rm*, to the right by *n* places, into the right-hand 32 -*n* bits of the result, and it copies the original bit[31] of the register into the left-hand *n* bits of the result. See Figure 19–49.

You can use the ASR operation to divide the signed value in the register Rm by  $2^n$ , with the result being rounded towards negative-infinity.

When the instruction is ASRS the carry flag is updated to the last bit shifted out, bit[*n*-1], of the register *Rm*.

#### Remark:

- If *n* is 32 or more, then all the bits in the result are set to the value of bit[31] of *Rm*.
- If *n* is 32 or more and the carry flag is updated, it is updated to the value of bit[31] of *Rm*.



#### 19.4.3.3.2 LSR


Logical shift right by *n* bits moves the left-hand 32-*n* bits of the register *Rm*, to the right by *n* places, into the right-hand 32-*n* bits of the result, and it sets the left-hand *n* bits of the result to 0. See Figure 50.

You can use the LSR operation to divide the value in the register Rm by  $2^n$ , if the value is regarded as an unsigned integer.

When the instruction is LSRS, the carry flag is updated to the last bit shifted out, bit[*n*-1], of the register *Rm*.

#### Remark:

- If *n* is 32 or more, then all the bits in the result are cleared to 0.
- If *n* is 33 or more and the carry flag is updated, it is updated to 0.



#### 19.4.3.3.3 LSL


Logical shift left by *n* bits moves the right-hand 32-*n* bits of the register *Rm*, to the left by *n* places, into the left-hand 32-*n* bits of the result, and it sets the right-hand *n* bits of the result to 0. See Figure 51.

You can use the LSL operation to multiply the value in the register Rm by  $2^n$ , if the value is regarded as an unsigned integer or a two's complement signed integer. Overflow can occur without warning.

When the instruction is LSLS the carry flag is updated to the last bit shifted out, bit[32-*n*], of the register *Rm*. These instructions do not affect the carry flag when used with LSL #0.

#### Remark:

- If *n* is 32 or more, then all the bits in the result are cleared to 0.
- If *n* is 33 or more and the carry flag is updated, it is updated to 0.



#### 19.4.3.3.4 ROR

Rotate right by *n* bits moves the left-hand 32-*n* bits of the register *Rm*, to the right by *n* places, into the right-hand 32-*n* bits of the result, and it moves the right-hand *n* bits of the register into the left-hand *n* bits of the result. See Figure 19–52.

When the instruction is RORS the carry flag is updated to the last bit rotation, bit[*n*-1], of the register *Rm*.


#### **Remark:**

- If *n* is 32, then the value of the result is same as the value in *Rm*, and if the carry flag is updated, it is updated to bit[31] of *Rm*.
- ROR

with shift length, *n*, greater than 32 is the same as

ROR

with shift length n-32.



#### 19.4.3.4 Address alignment

An aligned access is an operation where a word-aligned address is used for a word, or multiple word access, or where a halfword-aligned address is used for a halfword access. Byte accesses are always aligned.

There is no support for unaligned accesses on the Cortex-M0 processor. Any attempt to perform an unaligned memory access operation results in a HardFault exception.

#### **19.4.3.5 PC-relative expressions**

A PC-relative expression or **label** is a symbol that represents the address of an instruction or literal data. It is represented in the instruction as the PC value plus or minus a numeric offset. The assembler calculates the required offset from the label and the address of the current instruction. If the offset is too big, the assembler produces an error.

#### Remark:

- For most instructions, the value of the PC is the address of the current instruction plus 4 bytes.
- Your assembler might permit other syntaxes for PC-relative expressions, such as a label plus or minus a number, or an expression of the form [PC, #*imm*].



#### 19.4.3.6 Conditional execution

Most data processing instructions update the condition flags in the **Application Program Status Register** (APSR) according to the result of the operation, see <u>Section</u> <u>"Application Program Status Register"</u>. Some instructions update all flags, and some only update a subset. If a flag is not updated, the original value is preserved. See the instruction descriptions for the flags they affect.

You can execute a conditional branch instruction, based on the condition flags set in another instruction, either:

- immediately after the instruction that updated the flags
- after any number of intervening instructions that have not updated the flags.

On the Cortex-M0 processor, conditional execution is available by using conditional branches.

This section describes:

- Section 19.4.3.6.1 "The condition flags"
- Section 19.4.3.6.2 "Condition code suffixes".

#### 19.4.3.6.1 The condition flags

The APSR contains the following condition flags:

- **N** Set to 1 when the result of the operation was negative, cleared to 0 otherwise.
- Z Set to 1 when the result of the operation was zero, cleared to 0 otherwise.
- **C** Set to 1 when the operation resulted in a carry, cleared to 0 otherwise.
- V Set to 1 when the operation caused overflow, cleared to 0 otherwise.

For more information about the APSR see <u>Section 19–19.3.1.3.5</u>.

A carry occurs:

- if the result of an addition is greater than or equal to 2<sup>32</sup>
- if the result of a subtraction is positive or zero
- as the result of a shift or rotate instruction.

Overflow occurs when the sign of the result, in bit[31], does not match the sign of the result had the operation been performed at infinite precision, for example:

- if adding two negative values results in a positive value
- if adding two positive values results in a negative value
- if subtracting a positive value from a negative value generates a positive value
- if subtracting a negative value from a positive value generates a negative value.

The Compare operations are identical to subtracting, for CMP, or adding, for CMN, except that the result is discarded. See the instruction descriptions for more information.

#### 19.4.3.6.2 Condition code suffixes

Conditional branch is shown in syntax descriptions as B{*cond*}. A branch instruction with a condition code is only taken if the condition code flags in the APSR meet the specified condition, otherwise the branch instruction is ignored. shows the condition codes to use.

<u>Table 215</u> also shows the relationship between condition code suffixes and the N, Z, C, and V flags.

Suffix	Flags	Meaning	
EQ	Z = 1	Equal, last flag setting result was zero	
NE	Z = 0	Not equal, last flag setting result was non-zero	
CS or HS	C = 1	Higher or same, unsigned	
CC or LO	C = 0	Lower, unsigned	
MI	N = 1	Negative	
PL	N = 0	Positive or zero	
VS	V = 1	Overflow	
VC	V = 0	No overflow	
HI	C = 1 and Z = 0	Higher, unsigned	
LS	C = 0  or  Z = 1	Lower or same, unsigned	
GE	N = V	Greater than or equal, signed	
LT	N != V	Less than, signed	
GT	Z = 0 and $N = V$	Greater than, signed	
LE	Z = 1 and N != V	Less than or equal, signed	
AL	Can have any value	Always. This is the default when no suffix is specified.	

#### Table 215. Condition code suffixes

#### 19.4.4 Memory access instructions

Table 216 shows the memory access instructions:

#### Table 216. Access instructions

Mnemonic	Brief description	See
LDR{type}	Load Register using register offset	<u>Section 19–19.4.4.</u> <u>3</u>
LDR	Load Register from PC-relative address	<u>Section 19–19.4.4.</u> <u>4</u>
POP	Pop registers from stack	<u>Section 19–19.4.4.</u> <u>6</u>
PUSH	Push registers onto stack	<u>Section 19–19.4.4.</u> <u>6</u>
STM	Store Multiple registers	<u>Section 19–19.4.4.</u> <u>5</u>
STR{type}	Store Register using immediate offset	<u>Section 19–19.4.4.</u> <u>2</u>
STR{type}	Store Register using register offset	<u>Section 19–19.4.4.</u> <u>3</u>

UM10429

#### 19.4.4.1 ADR

Generates a PC-relative address.

#### 19.4.4.1.1 Syntax

ADR Rd, label

where:

*Rd* is the destination register.

*label* is a PC-relative expression. See <u>Section 19–19.4.3.5</u>.

#### 19.4.4.1.2 Operation

ADR generates an address by adding an immediate value to the PC, and writes the result to the destination register.

ADR facilitates the generation of position-independent code, because the address is PC-relative.

If you use ADR to generate a target address for a BX or BLX instruction, you must ensure that bit[0] of the address you generate is set to 1 for correct execution.

#### 19.4.4.1.3 Restrictions

In this instruction *Rd* must specify R0-R7. The data-value addressed must be word aligned and within 1020 bytes of the current PC.

#### 19.4.4.1.4 Condition flags

This instruction does not change the flags.

#### 19.4.4.1.5 Examples

ADR R1, TextMessage ; Write address value of a location labelled as ; TextMessage to R1

ADR R3, [PC, #996] ; Set R3 to value of PC + 996.

#### 19.4.4.2 LDR and STR, immediate offset

Load and Store with immediate offset.

#### 19.4.4.2.1 Syntax

LDR *Rt*, [<*Rn* | SP> {, #*imm*}]

LDR<B|H> *Rt*, [*Rn* {, #*imm*}]

STR *Rt*, [<*Rn* | SP>, {,#*imm*}]

STR<B|H> *Rt*, [*Rn* {,#*imm*}]

where:

Rt is the register to load or store.

Rn is the register on which the memory address is based.

imm is an offset from Rn. If imm is omitted, it is assumed to be zero.

All information provided in this document is subject to legal disclaimers.

UM10429

#### 19.4.4.2.2 Operation

LDR, LDRB and LDRH instructions load the register specified by *Rt* with either a word, byte or halfword data value from memory. Sizes less than word are zero extended to 32-bits before being written to the register specified by *Rt*.

STR, STRB and STRH instructions store the word, least-significant byte or lower halfword contained in the single register specified by *Rt* in to memory. The memory address to load from or store to is the sum of the value in the register specified by either *Rn* or SP and the immediate value *imm*.

#### 19.4.4.2.3 Restrictions

In these instructions:

- *Rt* and *Rn* must only specify R0-R7.
- *imm* must be between:
  - 0 and 1020 and an integer multiple of four for LDR and STR
    - using SP as the base register
  - 0 and 124 and an integer multiple of four for LDR and STR
    - using R0-R7 as the base register
  - 0 and 62 and an integer multiple of two for LDRH and STRH
  - 0 and 31 for LDRB and STRB.
- The computed address must be divisible by the number of bytes in the transaction, see <u>Section 19–19.4.3.4</u>.

#### 19.4.4.2.4 Condition flags

These instructions do not change the flags.

#### 19.4.4.2.5 Examples

```
LDR R4, [R7 ; Loads R4 from the address in R7.
STR R2, [R0,#const-struc] ; const-struc is an expression evaluating
; to a constant in the range 0-1020.
```

#### 19.4.4.3 LDR and STR, register offset

Load and Store with register offset.

#### 19.4.4.3.1 Syntax

LDR Rt, [Rn, Rm]

LDR<B|H> *Rt*, [*Rn*, *Rm*]

LDR<SB|SH> Rt, [Rn, Rm]

STR Rt, [Rn, Rm]

STR<B|H> *Rt*, [*Rn*, *Rm*]

where:

Rt is the register to load or store.

*Rn* is the register on which the memory address is based.

*Rm* is a register containing a value to be used as the offset.

## 19.4.4.3.2 Operation

LDR, LDRB, U, LDRSB and LDRSH load the register specified by *Rt* with either a word, zero extended byte, zero extended halfword, sign extended byte or sign extended halfword value from memory.

STR, STRB and STRH store the word, least-significant byte or lower halfword contained in the single register specified by *Rt* into memory.

The memory address to load from or store to is the sum of the values in the registers specified by *Rn* and *Rm*.

#### 19.4.4.3.3 Restrictions

In these instructions:

- *Rt*, *Rn*, and *Rm* must only specify R0-R7.
- the computed memory address must be divisible by the number of bytes in the load or store, see <u>Section 19–19.4.3.4</u>.

#### 19.4.4.3.4 Condition flags

These instructions do not change the flags.

#### 19.4.4.3.5 Examples

STR	R0, [R5, R1]	; Store value of RO into an address equal to ; sum of R5 and R1
LDRSH	R1, [R2, R3]	; Load a halfword from the memory address ; specified by (R2 + R3), sign extend to 32-bits

; and write to R1.

# 19.4.4.4 LDR, PC-relative

Load register (literal) from memory.

# 19.4.4.1 Syntax

LDR Rt, label

where:

*Rt* is the register to load. *label* is a PC-relative expression. See <u>Section 19–19.4.3.5</u>.

## 19.4.4.2 Operation

Loads the register specified by Rt from the word in memory specified by label.

# 19.4.4.3 Restrictions

In these instructions, label must be within 1020 bytes of the current PC and word aligned.

# 19.4.4.4 Condition flags

These instructions do not change the flags.

#### 19.4.4.5 Examples

LDR R0, LookUpTable ; Load R0 with a word of data from an address ; labelled as LookUpTable.

LDR R3, [PC, #100] ; Load R3 with memory word at (PC + 100).

# 19.4.4.5 LDM and STM

Load and Store Multiple registers.

#### 19.4.4.5.1 Syntax

LDM Rn{!}, reglist

STM Rn!, reglist

where:

*Rn* is the register on which the memory addresses are based.

! writeback suffix.

*reglist* is a list of one or more registers to be loaded or stored, enclosed in braces. It can contain register ranges. It must be comma separated if it contains more than one register or register range, see <u>Section 19–19.4.4.5.5</u>.

LDMIA and LDMFD are synonyms for LDM. LDMIA refers to the base register being Incremented After each access. LDMFD refers to its use for popping data from Full Descending stacks.

STMIA and STMEA are synonyms for STM. STMIA refers to the base register being Incremented After each access. STMEA refers to its use for pushing data onto Empty Ascending stacks.

# 19.4.4.5.2 Operation

LDM instructions load the registers in *reglist* with word values from memory addresses based on *Rn*.

STM instructions store the word values in the registers in *reglist* to memory addresses based on *Rn*.

The memory addresses used for the accesses are at 4-byte intervals ranging from the value in the register specified by Rn to the value in the register specified by Rn + 4 \* (n-1), where n is the number of registers in *reglist*. The accesses happens in order of increasing register numbers, with the lowest numbered register using the lowest memory address and the highest number register using the highest memory address. If the writeback suffix is specified, the value in the register specified by Rn + 4 \*n is written back to the register specified by Rn.

#### 19.4.4.5.3 Restrictions

In these instructions:

• *reglist* and *Rn* are limited to R0-R7.

All information provided in this document is subject to legal disclaimers.

- the writeback suffix must always be used unless the instruction is an LDM where reglist also contains *Rn*, in which case the writeback suffix must not be used.
- the value in the register specified by *Rn* must be word aligned. See Section 19–19.4.3.4 for more information.
- for STM, if *Rn* appears in *reglist*, then it must be the first register in the list.

#### 19.4.4.5.4 Condition flags

These instructions do not change the flags.

# 19.4.4.5.5 Examples

LDM R0,{R0,R3,R4} ; LDMIA is a synonym for LDM STMIA R1!,{R2-R4,R6}

#### 19.4.4.5.6 Incorrect examples

STM R5!,{R4,R5,R6} ; Value stored for R5 is unpredictable
LDM R2,{} ; There must be at least one register in the list

# 19.4.4.6 PUSH and POP

Push registers onto, and pop registers off a full-descending stack.

#### 19.4.4.6.1 Syntax

PUSH reglist

POP reglist

where:

*reglist* is a non-empty list of registers, enclosed in braces. It can contain register ranges. It must be comma separated if it contains more than one register or register range.

#### 19.4.4.6.2 Operation

PUSH stores registers on the stack, with the lowest numbered register using the lowest memory address and the highest numbered register using the highest memory address.

POP loads registers from the stack, with the lowest numbered register using the lowest memory address and the highest numbered register using the highest memory address.

PUSH uses the value in the SP register minus four as the highest memory address,

POP uses the value in the SP register as the lowest memory address, implementing a full-descending stack. On completion,

PUSH updates the SP register to point to the location of the lowest store value,

POP updates the SP register to point to the location above the highest location loaded.

If a POP instruction includes PC in its *reglist*, a branch to this location is performed when the POP instruction has completed. Bit[0] of the value read for the PC is used to update the APSR T-bit. This bit must be 1 to ensure correct operation.

#### 19.4.4.6.3 Restrictions

In these instructions:

- reglist must use only R0-R7.
- The exception is LR for a PUSH and PC for a POP.

#### 19.4.4.6.4 Condition flags

These instructions do not change the flags.

# 19.4.4.6.5 Examples

```
PUSH {R0,R4-R7} ; Push R0,R4,R5,R6,R7 onto the stack
PUSH {R2,LR} ; Push R2 and the link-register onto the stack
POP {R0,R6,PC} ; Pop r0,r6 and PC from the stack, then branch to
; the new PC.
```

# 19.4.5 General data processing instructions

Table 217 shows the data processing instructions:

Table 2111 Data	processing instructions	
Mnemonic	Brief description	See
ADCS	Add with Carry	Section 19–19.4.5.1
ADD{S}	Add	Section 19–19.4.5.1
ANDS	Logical AND	Section 19–19.4.5.2
ASRS	Arithmetic Shift Right	Section 19–19.4.5.3
BICS	Bit Clear	Section 19–19.4.5.2
CMN	Compare Negative	Section 19–19.4.5.4
CMP	Compare	Section 19–19.4.5.4
EORS	Exclusive OR	Section 19–19.4.5.2
LSLS	Logical Shift Left	Section 19–19.4.5.3
LSRS	Logical Shift Right	Section 19–19.4.5.3
MOV{S}	Move	Section 19–19.4.5.5
MULS	Multiply	Section 19–19.4.5.6
MVNS	Move NOT	Section 19–19.4.5.5
ORRS	Logical OR	Section 19–19.4.5.2
REV	Reverse byte order in a word	Section 19–19.4.5.7
REV16	Reverse byte order in each halfword	Section 19–19.4.5.7
REVSH	Reverse byte order in bottom halfword and sign extend	Section 19–19.4.5.7
RORS	Rotate Right	Section 19–19.4.5.3
RSBS	Reverse Subtract	Section 19–19.4.5.1
SBCS	Subtract with Carry	Section 19–19.4.5.1
SUBS	Subtract	Section 19–19.4.5.1
SXTB	Sign extend a byte	Section 19–19.4.5.8
SXTH	Sign extend a halfword	Section 19–19.4.5.8

#### Table 217. Data processing instructions

#### Table 217. Data processing instructions

Mnemonic	Brief description	See
UXTB	Zero extend a byte	Section 19–19.4.5.8
UXTH	Zero extend a halfword	Section 19–19.4.5.8
TST	Test	Section 19–19.4.5.9

# 19.4.5.1 ADC, ADD, RSB, SBC, and SUB

Add with carry, Add, Reverse Subtract, Subtract with carry, and Subtract.

#### 19.4.5.1.1 Syntax

ADCS {*Rd*,} *Rn*, *Rm* 

ADD{S} {Rd,} Rn, <Rm|#imm>

RSBS {*Rd*,} *Rn*, *Rm*, #0

SBCS {Rd,} Rn, Rm

SUB{S} {*Rd*,} *Rn*,

<Rm|#imm>

Where:

S causes an ADD or SUB instruction to update flags

*Rd* specifies the result register

Rn specifies the first source register

Rm specifies the second source register

imm specifies a constant immediate value.

When the optional *Rd* register specifier is omitted, it is assumed to take the same value as *Rn*, for example ADDS R1,R2 is identical to ADDS R1,R1,R2.

#### 19.4.5.1.2 Operation

The ADCS instruction adds the value in *Rn* to the value in *Rm*, adding a further one if the carry flag is set, places the result in the register specified by *Rd* and updates the N, Z, C, and V flags.

The ADD instruction adds the value in *Rn* to the value in *Rm* or an immediate value specified by *imm* and places the result in the register specified by *Rd*.

The ADDS instruction performs the same operation as ADD and also updates the N, Z, C and V flags.

The RSBS instruction subtracts the value in *Rn* from zero, producing the arithmetic negative of the value, and places the result in the register specified by Rd and updates the N, Z, C and V flags.

The SBCS instruction subtracts the value of *Rm* from the value in *Rn*, deducts a further one if the carry flag is set. It places the result in the register specified by Rd and updates the N, Z, C and V flags.

**User manual** 

The SUB instruction subtracts the value in *Rm* or the immediate specified by *imm*. It places the result in the register specified by *Rd*.

The SUBS instruction performs the same operation as SUB and also updates the N, Z, C and V flags.

Use ADC and SBC to synthesize multiword arithmetic, see Section 19.4.5.1.4.

See also Section 19–19.4.4.1.

#### 19.4.5.1.3 Restrictions

<u>Table 218</u> lists the legal combinations of register specifiers and immediate values that can be used with each instruction.

Table 218. ADC, ADD, RSB, SBC and SUB operand restrictions
--

InstructionRdRnRmimmRestrictionsADCSR0-R7R0-R7R0-R7-Rd and Rn must specify the same registADDR0-R15R0-R15R0-PC-Rd and Rn must specify the same regist	
ADD R0-R15 R0-R15 R0-PC - Rd and Rn must specify the same regist	
	er.
Dramad Dramavet net beth energity DC	er.
Rn and Rm must not both specify PC.	
R0-R7 SP or PC - 0-1020 Immediate value must be an integer multiple of the second seco	tiple of four.
SP SP - 0-508 Immediate value must be an integer mul	tiple of four.
ADDS R0-R7 R0-R7 - 0-7 -	
R0-R7 R0-R7 - 0-255 Rd and Rn must specify the same regist	er.
R0-R7 R0-R7	
RSBS R0-R7 R0-R7	
SBCS R0-R7 R0-R7 R0-R7 - Rd and Rn must specify the same regist	er.
SUB SP SP - 0-508 Immediate value must be an integer multiple of the second sec	Itiple of four.
SUBS R0-R7 R0-R7 - 0-7 -	
R0-R7 R0-R7 - 0-255 Rd and <i>Rn</i> must specify the same regist	er.
R0-R7 R0-R7 R0-R7	

#### 19.4.5.1.4 Examples

The following shows two instructions that add a 64-bit integer contained in R0 and R1 to another 64-bit integer contained in R2 and R3, and place the result in R0 and R1.

#### 64-bit addition:

ADDS R0, R0, R2 ; add the least significant words ADCS R1, R1, R3 ; add the most significant words with carry

Multiword values do not have to use consecutive registers. The following shows instructions that subtract a 96-bit integer contained in R1, R2, and R3 from another contained in R4, R5, and R6. The example stores the result in R4, R5, and R6.

#### 96-bit subtraction:

SUBS R4, R4, R1 ; subtract the least significant words SBCS R5, R5, R2 ; subtract the middle words with carry SBCS R6, R6, R3 ; subtract the most significant words with carry The following shows the RSBS instruction used to perform a 1's complement of a single register.

Arithmetic negation: RSBS R7, R7, #0 ; subtract R7 from zero

# 19.4.5.2 AND, ORR, EOR, and BIC

Logical AND, OR, Exclusive OR, and Bit Clear.

#### 19.4.5.2.1 Syntax

ANDS {*Rd*,} *Rn*, *Rm* 

ORRS {*Rd*,} *Rn*, *Rm* 

EORS {*Rd*,} *Rn*, *Rm* 

BICS {Rd,} Rn, Rm

where:

Rd is the destination register.

*Rn* is the register holding the first operand and is the same as the destination register. *Rm* second register.

#### 19.4.5.2.2 Operation

The AND, EOR, and ORR instructions perform bitwise AND, exclusive OR, and inclusive OR operations on the values in *Rn* and *Rm*.

The BIC instruction performs an AND operation on the bits in *Rn* with the logical negation of the corresponding bits in the value of *Rm*.

The condition code flags are updated on the result of the operation, see Section 19.4.3.6.1.

# 19.4.5.2.3 Restrictions

In these instructions, Rd, Rn, and Rm must only specify R0-R7.

# 19.4.5.2.4 Condition flags

These instructions:

- update the N and Z flags according to the result
- do not affect the C or V flag.

#### 19.4.5.2.5 Examples

ANDS	R2,	R2, R	1	
	ORRS	R2,	R2,	R 5
	ANDS	R5,	R5,	R 8
	EORS	R7,	R7,	Rб
	BICS	RO,	RO,	R1

#### 19.4.5.3 ASR, LSL, LSR, and ROR

Arithmetic Shift Right, Logical Shift Left, Logical Shift Right, and Rotate Right.

#### 19.4.5.3.1 Syntax

ASRS {Rd,} *Rm*, *R*s

ASRS {Rd,} Rm, #imm

LSLS {Rd,} Rm, Rs

LSLS {Rd,} Rm, #imm

LSRS {Rd,} Rm, Rs

LSRS {Rd,} Rm, #imm

RORS {Rd,} Rm, Rs

where:

*Rd* is the destination register. If *Rd* is omitted, it is assumed to take the same value as *Rm*.

*Rm* is the register holding the value to be shifted.

Rs is the register holding the shift length to apply to the value in Rm.

imm is the shift length.

The range of shift length depends on the instruction:

ASR — shift length from 1 to 32

LSL — shift length from 0 to 31

**LSR** — shift length from 1 to 32.

Remark: MOVS Rd, *Rm* is a pseudonym for LSLS Rd, *Rm*, #0.

# 19.4.5.3.2 Operation

ASR, LSL, LSR, and ROR perform an arithmetic-shift-left, logical-shift-left, logical-shift-right or a right-rotation of the bits in the register *Rm* by the number of places specified by the immediate *imm* or the value in the least-significant byte of the register specified by *Rs*.

For details on what result is generated by the different instructions, see <u>Section 19–19.4.3.3</u>.

# 19.4.5.3.3 Restrictions

In these instructions, *Rd*, *Rm*, and *Rs* must only specify R0-R7. For non-immediate instructions, *Rd* and *Rm* must specify the same register.

#### 19.4.5.3.4 Condition flags

These instructions update the N and Z flags according to the result.

The C flag is updated to the last bit shifted out, except when the shift length is 0, see <u>Section 19–19.4.3.3</u>. The V flag is left unmodified.

#### 19.4.5.3.5 Examples

ASRS R7, R5, #9 ; Arithmetic shift right by 9 bits LSLS R1, R2, #3 ; Logical shift left by 3 bits with flag update LSRS R4, R5, #6 ; Logical shift right by 6 bits RORS R4, R4, R6 ; Rotate right by the value in the bottom byte of R6.

# 19.4.5.4 CMP and CMN

Compare and Compare Negative.

#### 19.4.5.4.1 Syntax

CMN Rn, Rm

CMP Rn, #imm

CMP Rn, Rm

where:

*Rn* is the register holding the first operand.

Rm is the register to compare with.

imm is the immediate value to compare with.

# 19.4.5.4.2 Operation

These instructions compare the value in a register with either the value in another register or an immediate value. They update the condition flags on the result, but do not write the result to a register.

The CMP instruction subtracts either the value in the register specified by *Rm*, or the immediate *imm* from the value in *Rn* and updates the flags. This is the same as a SUBS instruction, except that the result is discarded.

The CMN instruction adds the value of *Rm* to the value in *Rn* and updates the flags. This is the same as an ADDS instruction, except that the result is discarded.

#### 19.4.5.4.3 Restrictions

For the:

• CMN

instruction Rn, and Rm must only specify R0-R7.

- CMP instruction:
  - Rn and Rm can specify R0-R14
  - immediate must be in the range 0-255.

#### 19.4.5.4.4 Condition flags

These instructions update the N, Z, C and V flags according to the result.

#### 19.4.5.4.5 Examples

CMP R2, R9 CMN R0, R2

## 19.4.5.5 MOV and MVN

Move and Move NOT.

#### 19.4.5.5.1 Syntax

MOV{S} Rd, Rm

MOVS Rd, #imm

MVNS Rd, Rm

where:

S is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see Section 19-19.4.3.6.

Rd is the destination register.

Rm is a register.

imm is any value in the range 0-255.

#### 19.4.5.5.2 Operation

The MOV instruction copies the value of Rm into Rd.

The MOVS instruction performs the same operation as the MOV instruction, but also updates the N and Z flags.

The MVNS instruction takes the value of *Rm*, performs a bitwise logical negate operation on the value, and places the result into *Rd*.

#### 19.4.5.5.3 Restrictions

In these instructions, *Rd*, and *Rm* must only specify R0-R7.

When Rd is the PC in a MOV instruction:

- Bit[0] of the result is discarded.
- A branch occurs to the address created by forcing bit[0] of the result to 0. The T-bit remains unmodified.

**Remark:** Though it is possible to use MOV as a branch instruction, ARM strongly recommends the use of a BX or BLX instruction to branch for software portability.

#### 19.4.5.5.4 Condition flags

If *S* is specified, these instructions:

- update the N and Z flags according to the result
- do not affect the C or V flags.

#### 19.4.5.5.5 Example

MOVS	R0, #0x0	00B ; Wi	e value of 0x00	00B to R0, flags get updated
	MOVS R1,	#0x0	; Write value of	of zero to R1, flags are updated
	MOV R10	, R12	; Write value in	In R12 to R10, flags are not updated
	MOVS R3,	#23	; Write value of	of 23 to R3
	MOV R8,	SP	; Write value of	of stack pointer to R8
	MVNS R2,	R 0	; Write inverse	e of R0 to the R2 and update flags

# 19.4.5.6 MULS

Multiply using 32-bit operands, and producing a 32-bit result.

## 19.4.5.6.1 Syntax

MULS Rd, Rn, Rm

where:

Rd is the destination register.

Rn, Rm are registers holding the values to be multiplied.

#### 19.4.5.6.2 Operation

The MUL instruction multiplies the values in the registers specified by Rn and Rm, and places the least significant 32 bits of the result in Rd. The condition code flags are updated on the result of the operation, see <u>Section 19–19.4.3.6</u>.

The results of this instruction does not depend on whether the operands are signed or unsigned.

#### 19.4.5.6.3 Restrictions

In this instruction:

- *Rd*, *Rn*, and *Rm* must only specify R0-R7
- *Rd* must be the same as *Rm*.

#### 19.4.5.6.4 Condition flags

This instruction:

- updates the N and Z flags according to the result
- does not affect the C or V flags.

#### 19.4.5.6.5 Examples

MULS R0, R2, R0 ; Multiply with flag update, R0 = R0 x R2

#### 19.4.5.7 REV, REV16, and REVSH

Reverse bytes.

#### 19.4.5.7.1 Syntax

REV Rd, Rn

© NXP B.V. 2013. All rights reserved.

REV16 Rd, Rn

REVSH Rd, Rn

where:

Rd is the destination register.

Rn is the source register.

# 19.4.5.7.2 Operation

Use these instructions to change endianness of data:

**REV** — converts 32-bit big-endian data into little-endian data or 32-bit little-endian data into big-endian data.

**REV16** — converts two packed 16-bit big-endian data into little-endian data or two packed 16-bit little-endian data into big-endian data.

**REVSH** — converts 16-bit signed big-endian data into 32-bit signed little-endian data or 16-bit signed little-endian data into 32-bit signed big-endian data.

#### 19.4.5.7.3 Restrictions

In these instructions, *Rd*, and *Rn* must only specify R0-R7.

#### 19.4.5.7.4 Condition flags

These instructions do not change the flags.

#### 19.4.5.7.5 Examples

REV R3, R7 ; Reverse byte order of value in R7 and write it to R3 REV16 R0, R0 ; Reverse byte order of each 16-bit halfword in R0 REVSH R0, R5 ; Reverse signed halfword

# 19.4.5.8 SXT and UXT

Sign extend and Zero extend.

# 19.4.5.8.1 Syntax

SXTB Rd, Rm

- SXTH Rd, Rm
- UXTB Rd, Rm

UXTH Rd, Rm

where:

Rd is the destination register.

*Rm* is the register holding the value to be extended.

#### 19.4.5.8.2 Operation

These instructions extract bits from the resulting value:

- SXTB extracts bits[7:0] and sign extends to 32 bits
- UXTB extracts bits[7:0] and zero extends to 32 bits
- SXTH extracts bits[15:0] and sign extends to 32 bits
- UXTH extracts bits[15:0] and zero extends to 32 bits.

#### 19.4.5.8.3 Restrictions

In these instructions, *Rd* and *Rm* must only specify R0-R7.

#### 19.4.5.8.4 Condition flags

These instructions do not affect the flags.

## 19.4.5.8.5 Examples

SXTH	R4, R6	; Obtain the lower halfword of the
		; value in R6 and then sign extend to
		; 32 bits and write the result to R4.
	UXTB R3, R1	; Extract lowest byte of the value in R10 and zero
		; extend it, and write the result to R3

#### 19.4.5.9 TST

Test bits.

#### 19.4.5.9.1 Syntax

TST Rn, Rm

where:

*Rn* is the register holding the first operand.

Rm the register to test against.

#### 19.4.5.9.2 Operation

This instruction tests the value in a register against another register. It updates the condition flags based on the result, but does not write the result to a register.

The TST instruction performs a bitwise AND operation on the value in *Rn* and the value in *Rm*. This is the same as the ANDS instruction, except that it discards the result.

To test whether a bit of Rn is 0 or 1, use the TST instruction with a register that has that bit set to 1 and all other bits cleared to 0.

#### 19.4.5.9.3 Restrictions

In these instructions, *Rn* and *Rm* must only specify R0-R7.

# 19.4.5.9.4 Condition flags

This instruction:

- updates the N and Z flags according to the result
- does not affect the C or V flags.

#### 19.4.5.9.5 Examples

TST R0, R1 ; Perform bitwise AND of R0 value and R1 value, ; condition code flags are updated but result is discarded

# 19.4.6 Branch and control instructions

Table 219 shows the branch and control instructions:

#### Table 219. Branch and control instructions

Mnemonic	Brief description	See
B{cc}	Branch {conditionally}	Section 19–19.4.6.1
BL	Branch with Link	Section 19–19.4.6.1
BLX	Branch indirect with Link	Section 19–19.4.6.1
BX	Branch indirect	Section 19–19.4.6.1

# 19.4.6.1 B, BL, BX, and BLX

Branch instructions.

# 19.4.6.1.1 Syntax

B{cond} label

BL label

BX Rm

BLX Rm

where:

cond is an optional condition code, see Section 19–19.4.3.6.

*label* is a PC-relative expression. See Section 19–19.4.3.5.

*Rm* is a register providing the address to branch to.

# 19.4.6.1.2 Operation

All these instructions cause a branch to the address indicated by *label* or contained in the register specified by *Rm*. In addition:

- The BL and BLX instructions write the address of the next instruction to LR, the link register R14.
- The BX and BLX instructions result in a HardFault exception if bit[0] of Rm is 0.

BL and BLX instructions also set bit[0] of the LR to 1. This ensures that the value is suitable for use by a subsequent POP {PC} or BX instruction to perform a successful return branch.

Table 220 shows the ranges for the various branch instructions.

Table	220.	Branch	ranges
IGNIC		Branon	rungee

5	
Instruction	Branch range
B label	-2 KB to +2 KB
Bcond label	-256 bytes to +254 bytes
BL label	-16 MB to +16 MB
BX Rm	Any value in register
BLX Rm	Any value in register

# 19.4.6.1.3 Restrictions

In these instructions:

- Do not use SP or PC in the BX or BLX instruction.
- For BX and BLX, bit[0] of *Rm* must be 1 for correct execution. Bit[0] is used to update the EPSR T-bit and is discarded from the target address.

Remark: Bcond is the only conditional instruction on the Cortex-M0 processor.

# 19.4.6.1.4 Condition flags

These instructions do not change the flags.

# 19.4.6.1.5 Examples

В	loopA ; Branch to loopA		
	BL	funC	; Branch with link (Call) to function funC, return address
			; stored in LR
	BX	LR	; Return from function call
	BLX	RO	; Branch with link and exchange (Call) to a address stored
			; in RO
BEQ	BEQ labelD ; Conditionally branch to labelD if last flag setting		

; instruction set the Z flag, else do not branch.

# 19.4.7 Miscellaneous instructions

Table 221 shows the remaining Cortex-M0 instructions:

#### Table 221. Miscellaneous instructions

Mnemonic	Brief description	See
ВКРТ	Breakpoint	<u>Section 19–19.4.7.</u> <u>1</u>
CPSID	Change Processor State, Disable Interrupts	<u>Section 19–19.4.7.</u> <u>2</u>
CPSIE	Change Processor State, Enable Interrupts	<u>Section 19–19.4.7.</u> 2
DMB	Data Memory Barrier	Section 19–19.4.7. <u>3</u>
DSB	Data Synchronization Barrier	<u>Section 19–19.4.7.</u> <u>4</u>

#### Table 221. Miscellaneous instructions

Mnemonic	Brief description	See
ISB	Instruction Synchronization Barrier	<u>Section 19–19.4.7.</u> 5
MRS	Move from special register to register	Section 19–19.4.7. <u>6</u>
MSR	Move from register to special register	<u>Section 19–19.4.7.</u> <u>7</u>
NOP	No Operation	<u>Section 19–19.4.7.</u> <u>8</u>
SEV	Send Event	<u>Section 19–19.4.7.</u> <u>9</u>
SVC	Supervisor Call	<u>Section 19–19.4.7.</u> <u>10</u>
WFE	Wait For Event	<u>Section 19–19.4.7.</u> <u>11</u>
WFI	Wait For Interrupt	Section 19–19.4.7. 12

# 19.4.7.1 BKPT

Breakpoint.

#### 19.4.7.1.1 Syntax

BKPT #imm

where:

imm is an integer in the range 0-255.

# 19.4.7.1.2 Operation

The BKPT instruction causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached. *imm* is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint.

The processor might also produce a HardFault or go in to lockup if a debugger is not attached when a BKPT instruction is executed. See <u>Section 19–19.3.4.1</u> for more information.

#### 19.4.7.1.3 Restrictions

There are no restrictions.

# 19.4.7.1.4 Condition flags

This instruction does not change the flags.

# 19.4.7.1.5 Examples

BKPT #0 ; Breakpoint with immediate value set to 0x0.

# 19.4.7.2 CPS

Change Processor State.

UM10429

232 of 270

# 19.4.7.2.1 Syntax

CPSID i

CPSIE i

# 19.4.7.2.2 Operation

CPS changes the PRIMASK special register values. CPSID causes interrupts to be disabled by setting PRIMASK. CPSIE cause interrupts to be enabled by clearing PRIMASK.See <u>Section 19–19.3.1.3.6</u> for more information about these registers.

#### 19.4.7.2.3 Restrictions

There are no restrictions.

## 19.4.7.2.4 Condition flags

This instruction does not change the condition flags.

# 19.4.7.2.5 Examples

CPSID i ; Disable all interrupts except NMI (set PRIMASK)

CPSIE i ; Enable interrupts (clear PRIMASK)

# 19.4.7.3 DMB

Data Memory Barrier.

#### 19.4.7.3.1 Syntax

DMB

#### 19.4.7.3.2 Operation

DMB acts as a data memory barrier. It ensures that all explicit memory accesses that appear in program order before the DMB instruction are observed before any explicit memory accesses that appear in program order after the DMB instruction. DMB does not affect the ordering of instructions that do not access memory.

#### 19.4.7.3.3 Restrictions

There are no restrictions.

#### 19.4.7.3.4 Condition flags

This instruction does not change the flags.

#### 19.4.7.3.5 Examples

DMB ; Data Memory Barrier

# 19.4.7.4 DSB

Data Synchronization Barrier.

#### 19.4.7.4.1 Syntax

DSB

# 19.4.7.4.2 Operation

DSB acts as a special data synchronization memory barrier. Instructions that come after the DSB, in program order, do not execute until the DSB instruction completes. The DSB instruction completes when all explicit memory accesses before it complete.

#### 19.4.7.4.3 Restrictions

There are no restrictions.

#### 19.4.7.4.4 Condition flags

This instruction does not change the flags.

# 19.4.7.4.5 Examples

DSB ; Data Synchronisation Barrier

# 19.4.7.5 ISB

Instruction Synchronization Barrier.

19.4.7.5.1 Syntax

ISB

#### 19.4.7.5.2 Operation

ISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so that all instructions following the ISB are fetched from cache or memory again, after the ISB instruction has been completed.

#### 19.4.7.5.3 Restrictions

There are no restrictions.

#### 19.4.7.5.4 Condition flags

This instruction does not change the flags.

#### 19.4.7.5.5 Examples

ISB ; Instruction Synchronisation Barrier

## 19.4.7.6 MRS

Move the contents of a special register to a general-purpose register.

# 19.4.7.6.1 Syntax

MRS *Rd*, spec\_reg

where:

*Rd* is the general-purpose destination register.

*spec\_reg* is one of the special-purpose registers: APSR, IPSR, EPSR, IEPSR, IAPSR, EAPSR, PSR, MSP, PSP, PRIMASK, or CONTROL.

# 19.4.7.6.2 Operation

MRS stores the contents of a special-purpose register to a general-purpose register. The MRS instruction can be combined with the MR instruction to produce read-modify-write sequences, which are suitable for modifying a specific flag in the PSR.

See <u>Section 19–19.4.7.7</u>.

# 19.4.7.6.3 Restrictions

In this instruction, *Rd* must not be SP or PC.

# 19.4.7.6.4 Condition flags

This instruction does not change the flags.

## 19.4.7.6.5 Examples

MRS R0, PRIMASK ; Read PRIMASK value and write it to R0

#### 19.4.7.7 MSR

Move the contents of a general-purpose register into the specified special register.

# 19.4.7.7.1 Syntax

MSR spec\_reg, Rn

where:

*Rn* is the general-purpose source register.

*spec\_reg* is the special-purpose destination register: APSR, IPSR, EPSR, IEPSR, IAPSR, EAPSR, PSR, MSP, PSP, PRIMASK, or CONTROL.

#### 19.4.7.7.2 Operation

MSR updates one of the special registers with the value from the register specified by Rn.

See Section 19-19.4.7.6.

#### 19.4.7.7.3 Restrictions

In this instruction, *Rn* must not be SP and must not be PC.

#### 19.4.7.7.4 Condition flags

This instruction updates the flags explicitly based on the value in Rn.

#### 19.4.7.7.5 Examples

MSR CONTROL, R1 ; Read R1 value and write it to the CONTROL register

#### 19.4.7.8 NOP

No Operation.

19.4.7.8.1 Syntax

NOP

# 19.4.7.8.2 Operation

NOP performs no operation and is not guaranteed to be time consuming. The processor might remove it from the pipeline before it reaches the execution stage.

Use NOP for padding, for example to place the subsequent instructions on a 64-bit boundary.

# 19.4.7.8.3 Restrictions

There are no restrictions.

# 19.4.7.8.4 Condition flags

This instruction does not change the flags.

#### 19.4.7.8.5 Examples

NOP ; No operation

# 19.4.7.9 SEV

Send Event.

19.4.7.9.1 Syntax

SEV

#### 19.4.7.9.2 Operation

SEV causes an event to be signaled to all processors within a multiprocessor system. It also sets the local event register, see Section 19–19.3.5.

See also Section 19-19.4.7.11.

#### 19.4.7.9.3 Restrictions

There are no restrictions.

# 19.4.7.9.4 Condition flags

This instruction does not change the flags.

#### 19.4.7.9.5 Examples

SEV ; Send Event

#### 19.4.7.10 SVC

Supervisor Call.

#### 19.4.7.10.1 Syntax

SVC #imm

where:

imm is an integer in the range 0-255.

# 19.4.7.10.2 Operation

The SVC instruction causes the SVC exception.

*imm* is ignored by the processor. If required, it can be retrieved by the exception handler to determine what service is being requested.

# 19.4.7.10.3 Restrictions

There are no restrictions.

#### 19.4.7.10.4 Condition flags

This instruction does not change the flags.

#### 19.4.7.10.5 Examples

#### 19.4.7.11 WFE

Wait For Event.

**Remark:** The WFE instruction is not implemented on the LPC1102/04.

#### 19.4.7.11.1 Syntax

WFE

#### 19.4.7.11.2 Operation

If the event register is 0, WFE suspends execution until one of the following events occurs:

- an exception, unless masked by the exception mask registers or the current priority level
- an exception enters the Pending state, if SEVONPEND in the System Control Register is set
- a Debug Entry request, if debug is enabled
- an event signaled by a peripheral or another processor in a multiprocessor system using the SEV instruction.

If the event register is 1, WFE clears it to 0 and completes immediately.

For more information see <u>Section 19–19.3.5</u>.

**Remark:** WFE is intended for power saving only. When writing software assume that WFE might behave as NOP.

# 19.4.7.11.3 Restrictions

There are no restrictions.

# 19.4.7.11.4 Condition flags

This instruction does not change the flags.

#### 19.4.7.11.5 Examples

WFE ; Wait for event

# 19.4.7.12 WFI

Wait for Interrupt.

19.4.7.12.1 Syntax

WFI

#### 19.4.7.12.2 Operation

WFI

suspends execution until one of the following events occurs:

- an exception
- · an interrupt becomes pending which would preempt if PRIMASK was clear
- a Debug Entry request, regardless of whether debug is enabled.

**Remark:** WFI is intended for power saving only. When writing software assume that WFI might behave as a NOP operation.

#### 19.4.7.12.3 Restrictions

There are no restrictions.

19.4.7.12.4 Condition flags

This instruction does not change the flags.

#### 19.4.7.12.5 Examples

WFI ; Wait for interrupt

# **19.5 Peripherals**

# 19.5.1 About the ARM Cortex-M0

The address map of the Private peripheral bus (PPB) is:

#### Table 222. Core peripheral register regions

	•	
Address	Core peripheral	Description
0xE000E008-0xE000E00F	System Control Block	Table 19-231
0xE000E010-0xE000E01F	System timer	Table 19–240
0xE000E100-0xE000E4EF	Nested Vectored Interrupt Controller	Table 19-223
0xE000ED00-0xE000ED3F	System Control Block	Table 19-231
0xE000EF00-0xE000EF03	Nested Vectored Interrupt Controller	Table 19-223

In register descriptions, the register type is described as follows:

**RW** — Read and write.

RO — Read-only.

**WO** — Write-only.

# 19.5.2 Nested Vectored Interrupt Controller

This section describes the **Nested Vectored Interrupt Controller** (NVIC) and the registers it uses. The NVIC supports:

- 32 interrupts.
- A programmable priority level of 0-3 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Level and pulse detection of interrupt signals.
- Interrupt tail-chaining.
- An external **Non-maskable interrupt** (NMI). The NMI is not implemented on the LPC1102/04.

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead. This provides low latency exception handling. The hardware implementation of the NVIC registers is:

Table 223. N	Table 223. NVIC register summary			
Address	Name	Туре	Reset value	Description
0xE000E100	ISER	RW	0x00000000	Section 19–19.5.2.2
0xE000E180	ICER	RW	0x00000000	Section 19–19.5.2.3
0xE000E200	ISPR	RW	0x00000000	Section 19–19.5.2.4
0xE000E280	ICPR	RW	0x00000000	Section 19–19.5.2.5
0xE000E400-0x E000E41C	IPR0-7	RW	0x0000000	Section 19–19.5.2.6

# Table 223. NVIC register summary

# 19.5.2.1 Accessing the Cortex-M0 NVIC registers using CMSIS

CMSIS functions enable software portability between different Cortex-M profile processors.

To access the NVIC registers when using CMSIS, use the following functions:

Table 224. CMISIS access NVIC funct
-------------------------------------

CMSIS function	Description
void NVIC_EnableIRQ(IRQn_Type IRQn) <sup>[1]</sup>	Enables an interrupt or exception.
void NVIC_DisableIRQ(IRQn_Type IRQn) <sup>[1]</sup>	Disables an interrupt or exception.
void NVIC_SetPendingIRQ(IRQn_Type IRQn)[1]	Sets the pending status of interrupt or exception to 1.
void NVIC_ClearPendingIRQ(IRQn_Type IRQn) <sup>[1]</sup>	Clears the pending status of interrupt or exception to 0.
uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) <sup>[1]</sup>	Reads the pending status of interrupt or exception. This function returns non-zero value if the pending status is set to 1.
void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) <sup>[1]</sup>	Sets the priority of an interrupt or exception with configurable priority level to 1.
uint32_t NVIC_GetPriority(IRQn_Type IRQn) <sup>[1]</sup>	Reads the priority of an interrupt or exception with configurable priority level. This function returns the current priority level.

[1] The input parameter IRQn is the IRQ number, see <u>Table 210</u> for more information.

# 19.5.2.2 Interrupt Set-enable Register

The ISER enables interrupts, and shows which interrupts are enabled. See the register summary in <u>Table 223</u> for the register attributes.

The bit assignments are:

Table 225.	Table 225. ISER bit assignments		
Bits	Name	Function	
[31:0]	SETENA	Interrupt set-enable bits.	
		Write:	
		0 = no effect	
		1 = enable interrupt.	
		Read:	
		0 = interrupt disabled	
		1 = interrupt enabled.	

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

# 19.5.2.3 Interrupt Clear-enable Register

The ICER disables interrupts, and show which interrupts are enabled. See the register summary in <u>Table 19–223</u> for the register attributes.

The bit assignments are:

# Table 226. ICER bit assignments

Bits	Name	Function
[31:0]	CLRENA	Interrupt clear-enable bits. Write: 0 = no effect 1 = disable interrupt. Read: 0 = interrupt disabled
		1 = interrupt enabled.

# 19.5.2.4 Interrupt Set-pending Register

The ISPR forces interrupts into the pending state, and shows which interrupts are pending. See the register summary in <u>Table 19–223</u> for the register attributes.

The bit assignments are:

UM1	0420	

Bits	Name	Function
[31:0]	SETPEND	Interrupt set-pending bits.
		Write:
		0 = no effect
		1 = changes interrupt state to pending.
		Read:
		0 = interrupt is not pending
		1 = interrupt is pending.

#### Table 227. ISPR bit assignments

Remark: Writing 1 to the ISPR bit corresponding to:

- an interrupt that is pending has no effect
- a disabled interrupt sets the state of that interrupt to pending.

# 19.5.2.5 Interrupt Clear-pending Register

The ICPR removes the pending state from interrupts, and shows which interrupts are pending. See the register summary in <u>Table 19–223</u> for the register attributes.

The bit assignments are:


#### Table 228. ICPR bit assignments

Bits	Name	Function
[31:0]	CLRPEND	Interrupt clear-pending bits.
		Write:
		0 = no effect
		1 = removes pending state an interrupt.
		Read:
		0 = interrupt is not pending
		1 = interrupt is pending.

**Remark:** Writing 1 to an ICPR bit does not affect the active state of the corresponding interrupt.

# 19.5.2.6 Interrupt Priority Registers

The IPR0-IPR7 registers provide an 2-bit priority field for each interrupt. These registers are only word-accessible. See the register summary in <u>Table 19–223</u> for their attributes. Each register holds four priority fields as shown:



#### Table 229. IPR bit assignments

Bits	Name	Function
[31:24]	Priority, byte offset 3	Each priority field holds a priority value, 0-3. The lower the
[23:16]	Priority, byte offset 2	value, the greater the priority of the corresponding interrupt. The processor implements only bits[7:6] of each field, bits [5:0] read as zero and ignore writes.
[15:8]	Priority, byte offset 1	
[7:0]	Priority, byte offset 0	

See <u>Section 19–19.5.2.1</u> for more information about the access to the interrupt priority array, which provides the software view of the interrupt priorities.

Find the IPR number and byte offset for interrupt **M** as follows:

- the corresponding IPR number, **N**, is given by **N** = **N** DIV 4
- the byte offset of the required Priority field in this register is **M** MOD 4, where:
  - byte offset 0 refers to register bits[7:0]
  - byte offset 1 refers to register bits[15:8]
  - byte offset 2 refers to register bits[23:16]
  - byte offset 3 refers to register bits[31:24].

#### 19.5.2.7 Level-sensitive and pulse interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt, see <u>Section 19.5.2.7.1</u>. For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. This means that the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

# 19.5.2.7.1 Hardware and software control of interrupts

The Cortex-M0 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- the NVIC detects that the interrupt signal is active and the corresponding interrupt is not active
- the NVIC detects a rising edge on the interrupt signal
- software writes to the corresponding interrupt set-pending register bit, see <u>Section 19–19.5.2.4</u>.

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt. This changes the state of the interrupt from pending to active. Then:
  - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the interrupt changes to inactive.
  - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this
    is pulsed the state of the interrupt changes to pending and active. In this case,
    when the processor returns from the ISR the state of the interrupt changes to
    pending, which might cause the processor to immediately re-enter the ISR.

If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.

• Software writes to the corresponding interrupt clear-pending register bit.

For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

For a pulse interrupt, state of the interrupt changes to:

- inactive, if the state was pending
- active, if the state was active and pending.

#### 19.5.2.8 NVIC usage hints and tips

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter pending state even if it is disabled. Disabling an interrupt only prevents the processor from taking that interrupt.

# 19.5.2.8.1 NVIC programming hints

Software uses the CPSIE i and instructions to enable and disable interrupts. The CMSIS provides the following intrinsic functions for these instructions:

void \_\_disable\_irq(void) // Disable Interrupts

void \_\_enable\_irq(void) // Enable Interrupts

In addition, the CMSIS provides a number of functions for NVIC control, including:

Table 230. CMSIS functions for NVIC control

CMSIS interrupt control function	Description
<pre>void NVIC_EnableIRQ(IRQn_t IRQn)</pre>	Enable IRQn
<pre>void NVIC_DisableIRQ(IRQn_t IRQn)</pre>	Disable IRQn
uint32_t NVIC_GetPendingIRQ (IRQn_t IRQn)	Return true (1) if IRQn is pending
void NVIC_SetPendingIRQ (IRQn_t IRQn)	Set IRQn pending
void NVIC_ClearPendingIRQ (IRQn_t IRQn)	Clear IRQn pending status
<pre>void NVIC_SetPriority (IRQn_t IRQn, uint32_t priority)</pre>	Set priority for IRQn
uint32_t NVIC_GetPriority (IRQn_t IRQn)	Read priority of IRQn
void NVIC_SystemReset (void)	Reset the system

The input parameter IRQn is the IRQ number, see <u>Table 19–210</u> for more information. For more information about these functions, see the CMSIS documentation.

# 19.5.3 System Control Block

The **System Control Block** (SCB) provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions. The SCB registers are:

0xE000ED00 0xE000ED04	CPUID ICSR	RO RW <sup>[1]</sup>	0x410CC200	Section 19.5.3.2
	ICSR	RW[1]		
0 =000==000			0x00000000	Section 19–19.5.3.3
OxEOOOEDOC	AIRCR	RW[1]	0xFA050000	Section 19–19.5.3.4
0xE000ED10	SCR	RW	0x00000000	Section 19–19.5.3.5
0xE000ED14	CCR	RO	0x0000204	Section 19–19.5.3.6
0xE000ED1C	SHPR2	RW	0x00000000	Section 19–19.5.3.7.1
0xE000ED20	SHPR3	RW	0x00000000	Section 19–19.5.3.7.2

Table 231. Summary of the SCB registers

[1] See the register description for more information.

# **19.5.3.1** The CMSIS mapping of the Cortex-M0 SCB registers

To improve software efficiency, the CMSIS simplifies the SCB register presentation. In the CMSIS, the array SHP[1] corresponds to the registers SHPR2-SHPR3.

## 19.5.3.2 CPUID Register

The CPUID register contains the processor part number, version, and implementation information. See the register summary in for its attributes. The bit assignments are:

Bits	Name	Function
[31:24]	Implementer	Implementer code:
		0x41 = ARM
[23:20]	Variant	Variant number, the r value in the r <b>n</b> p <b>n</b> product revision identifier:
		0x0 = Revision 0
[19:16]	Constant	Constant that defines the architecture of the processor:, reads as
		0xC = ARMv6-M architecture
[15:4]	Partno	Part number of the processor:
		0xC20 = Cortex-M0
[3:0]	Revision	Revision number, the p value in the rnpn product revision identifier:
		0x0 = Patch 0

#### Table 232. CPUID register bit assignments

# 19.5.3.3 Interrupt Control and State Register

The ICSR:

- provides:
  - a set-pending bit for the **Non-Maskable Interrupt** (NMI) exception
  - set-pending and clear-pending bits for the PendSV and SysTick exceptions
- indicates:
  - the exception number of the exception being processed
  - whether there are preempted active exceptions
  - the exception number of the highest priority pending exception
  - whether any interrupts are pending.

See the register summary in <u>Table 19–231</u> for the ICSR attributes. The bit assignments are:

Bits	Name	Туре	Function
[31]	NMIPENDSET <sup>[2]</sup>	RW	NMI set-pending bit.
			Write:
			0 = no effect
			1 = changes NMI exception state to pending.
			Read:
			0 = NMI exception is not pending
			1 = NMI exception is pending.
			Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.
[30:29]	-	-	Reserved.
[28]	PENDSVSET	RW	PendSV set-pending bit.
			Write:
			0 = no effect
			1 = changes PendSV exception state to pending.
			Read:
			0 = PendSV exception is not pending
			1 = PendSV exception is pending.
			Writing 1 to this bit is the only way to set the PendSV exception state to pending.
[27]	PENDSVCLR	WO	PendSV clear-pending bit.
			Write:
			0 = no effect
			1 = removes the pending state from the PendSV exception.
[26]	PENDSTSET	RW	SysTick exception set-pending bit.
			Write:
			0 = no effect
			1 = changes SysTick exception state to pending.
			Read:
			0 = SysTick exception is not pending
			1 = SysTick exception is pending.
[25]	PENDSTCLR	WO	SysTick exception clear-pending bit.
			Write:
			0 = no effect
			1 = removes the pending state from the SysTick exception.
			This bit is WO. On a register read its value is Unknown

Bits	Name	Туре	Function
[22]	ISRPENDING	RO	Interrupt pending flag, excluding NMI and Faults:
			0 = interrupt not pending
			1 = interrupt pending.
[21:18]	-	-	Reserved.
[17:12]	VECTPENDING	RO	Indicates the exception number of the highest priority pending enabled exception:
			0 = no pending exceptions
			Nonzero = the exception number of the highest priority pending enabled exception.
[11:6]	-	-	Reserved.
[5:0]	VECTACTIVE <sup>[1]</sup>	RO	Contains the active exception number:
			0 = Thread mode
			Nonzero = The exception number <sup>[1]</sup> of the currently active exception.
			<b>Remark:</b> Subtract 16 from this value to obtain the CMSIS IRQ number that identifies the corresponding b in the Interrupt Clear-Enable, Set-Enable, Clear-Pending, Set-pending, and Priority Register, see Table 19–205.

#### Table 233. ICSR bit assignments

[1] This is the same value as IPSR bits[5:0], see Table 19–205.

[2] The NMI is not implemented on the LPC1102/04.

When you write to the ICSR, the effect is Unpredictable if you:

- write 1 to the PENDSVSET bit and write 1 to the PENDSVCLR bit
- write 1 to the PENDSTSET bit and write 1 to the PENDSTCLR bit.

# 19.5.3.4 Application Interrupt and Reset Control Register

The AIRCR provides endian status for data accesses and reset control of the system. See the register summary in <u>Table 19–231</u> and <u>Table 19–234</u> for its attributes.

To write to this register, you must write 0x05FA to the VECTKEY field, otherwise the processor ignores the write.

The bit assignments are:

Bits	Name	Туре	Function
[31:16]	Read: Reserved	RW	Register key:
	Write: VECTKEY		Reads as Unknown
			On writes, write 0x05FA to VECTKEY, otherwise the write is ignored.
[15]	ENDIANESS	RO	Data endianness implemented:
			0 = Little-endian
			1 = Big-endian.
[14:3]	-	-	Reserved

# Table 234. AIRCR bit assignmen

	54. AIRCR bit assignme	/1103	
Bits	Name	Туре	Function
[2]	SYSRESETREQ	WO	System reset request: 0 = no effect
			1 = requests a system level reset. This bit reads as 0.
[1]	VECTCLRACTIVE	WO	Reserved for debug use. This bit reads as 0. When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable.
[0]	-	-	Reserved.

#### Table 234. AIRCR bit assignments

# 19.5.3.5 System Control Register

The SCR controls features of entry to and exit from low power state. See the register summary in <u>Table 19–231</u> for its attributes. The bit assignments are:

Table 235. SCR bit assignments			
Bits	Name	Function	
[31:5]	-	Reserved.	
[4]	SEVONPEND	Send Event on Pending bit:	
		0 = only enabled interrupts or events can wake-up the processor, disabled interrupts are excluded	
		1 = enabled events and all interrupts, including disabled interrupts, can wake-up the processor.	
		When an event or interrupt enters pending state, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE.	
		The processor also wakes up on execution of an SEV instruction.	
[3]	-	Reserved.	
[2]	SLEEPDEEP	Controls whether the processor uses sleep or deep sleep as its low power mode:	
		0 = sleep	
		1 = deep sleep.	
[1]	SLEEPONEXIT	Indicates sleep-on-exit when returning from Handler mode to Thread mode:	
		0 = do not sleep when returning to Thread mode.	
		1 = enter sleep, or deep sleep, on return from an ISR to Thread mode.	
		Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.	
[0]	-	Reserved.	

# Table 235. SCR bit assignments

# 19.5.3.6 Configuration and Control Register

The CCR is a read-only register and indicates some aspects of the behavior of the Cortex-M0 processor. See the register summary in <u>Table 19–231</u> for the CCR attributes.

The bit assignments are:

248 of 270

Table 250. CCK bit assignments				
Bits	Name	Function		
[31:10]	-	Reserved.		
[9]	STKALIGN	Always reads as one, indicates 8-byte stack alignment on exception entry.		
		On exception entry, the processor uses bit[9] of the stacked PSR to indicate the stack alignment. On return from the exception it uses this stacked bit to restore the correct stack alignment.		
[8:4]	-	Reserved.		
[3]	UNALIGN_TRP	Always reads as one, indicates that all unaligned accesses generate a HardFault.		
[2:0]	-	Reserved.		

# Table 236. CCR bit assignments

# 19.5.3.7 System Handler Priority Registers

The SHPR2-SHPR3 registers set the priority level, 0 to 3, of the exception handlers that have configurable priority.

SHPR2-SHPR3 are word accessible. See the register summary in <u>Table 19–231</u> for their attributes.

To access to the system exception priority level using CMSIS, use the following CMSIS functions:

- uint32\_t NVIC\_GetPriority(IRQn\_Type IRQn)
- void NVIC\_SetPriority(IRQn\_Type IRQn, uint32\_t priority)

The input parameter IRQn is the IRQ number, see <u>Table 19–210</u> for more information.

The system fault handlers, and the priority field and register for each handler are:

#### Table 237. System fault handler priority fields

Handler	Field	Register description
SVCall	PRI_11	Section 19-19.5.3.7.1
PendSV	PRI_14	Section 19-19.5.3.7.2
SysTick	PRI_15	

Each PRI\_N field is 8 bits wide, but the processor implements only bits[7:6] of each field, and bits[5:0] read as zero and ignore writes.

#### 19.5.3.7.1 System Handler Priority Register 2

The bit assignments are:

#### Table 238. SHPR2 register bit assignments

Bits	Name	Function
[31:24]	PRI_11	Priority of system handler 11, SVCall
[23:0]	-	Reserved

#### 19.5.3.7.2 System Handler Priority Register 3

The bit assignments are:

Table 239.	SHPR3	register	bit	assignments
------------	-------	----------	-----	-------------

Bits	Name	Function
[31:24]	PRI_15	Priority of system handler 15, SysTick exception
[23:16]	PRI_14	Priority of system handler 14, PendSV
[15:0]	-	Reserved

#### 19.5.3.8 SCB usage hints and tips

Ensure software uses aligned 32-bit word size transactions to access all the SCB registers.

# 19.5.4 System timer, SysTick

When enabled, the timer counts down from the current value (SYST\_CVR) to zero, reloads (wraps) to the value in the SysTick Reload Value Register (SYST\_RVR) on the next clock edge, then decrements on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set to 1. The COUNTFLAG bit clears on reads.

**Remark:** The SYST\_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST\_RVR value rather than an arbitrary value when it is enabled.

**Remark:** If the SYST\_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

A write to the SYST\_CVR will clear the register and the COUNTFLAG status bit. The write causes the SYST\_CVR to reload from the SYST\_RVR on the next timer clock, however, it does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

**Remark:** When the processor is halted for debugging the counter does not decrement.

The system timer registers are:

Table 240. System timer registers summary					
Address	Name	Туре	Reset value	Description	
0xE000E010	SYST_CSR	RW	0x00000000	Section 19.5.4.1	
0xE000E014	SYST_RVR	RW	Unknown	Section 19-19.5.4.2	
0xE000E018	SYST_CVR	RW	Unknown	Section 19-19.5.4.3	
0xE000E01C	SYST_CALIB	RO	0x00000004[1]	Section 19–19.5.4.4	

# Table 240. System timer registers summary

[1] SysTick calibration value.

# 19.5.4.1 SysTick Control and Status Register

The SYST\_CSR enables the SysTick features. See the register summary in for its attributes. The bit assignments are:

Bits	Name	Function
[31:17]	-	Reserved.
[16]	COUNTFLAG	Returns 1 if timer counted to 0 since the last read of this register.
[15:3]	-	Reserved.
[2]	CLKSOURCE	Selects the SysTick timer clock source:
		0 = external reference clock.
		1 = processor clock.
[1]	TICKINT	Enables SysTick exception request:
		0 = counting down to zero does not assert the SysTick exception request.
		1 = counting down to zero asserts the SysTick exception request.
[0]	ENABLE	Enables the counter:
		0 = counter disabled.
		1 = counter enabled.

# Table 241. SYST\_CSR bit assignments

# 19.5.4.2 SysTick Reload Value Register

The SYST\_RVR specifies the start value to load into the SYST\_CVR. See the register summary in <u>Table 19–240</u> for its attributes. The bit assignments are:

#### Table 242. SYST\_RVR bit assignments

Bits	Name	Function
[31:24]	-	Reserved.
[23:0]	RELOAD	Value to load into the SYST_CVR when the counter is enabled and when it reaches 0, see <u>Section 19.5.4.2.1</u> .

#### 19.5.4.2.1 Calculating the RELOAD value

The RELOAD value can be any value in the range 0x0000001-0x00FFFFFF. You can program a value of 0, but this has no effect because the SysTick exception request and COUNTFLAG are activated when counting from 1 to 0.

To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.

# 19.5.4.3 SysTick Current Value Register

The SYST\_CVR contains the current value of the SysTick counter. See the register summary in Table 19–240 for its attributes. The bit assignments are:

Name	Function			
-	Reserved.			
CURRENT	Reads return the current value of the SysTick counter. A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0.			
	-			

#### Table 243. SYST\_CVR bit assignments

# 19.5.4.4 SysTick Calibration Value Register

The SYST\_CALIB register indicates the SysTick calibration properties. See the register summary in Table 19–240 for its attributes. The bit assignments are:

Table 244.	SYST_		register	bit	assignments
------------	-------	--	----------	-----	-------------

Bits	Name	Function
[31]	NOREF	Reads as one. Indicates that no separate reference clock is provided.
[30]	SKEW	Reads as one. Calibration value for the 10ms inexact timing is not known because TENMS is not known. This can affect the suitability of SysTick as a software real time clock.
[29:24]	-	Reserved.
[23:0]	TENMS	Reads as zero. Indicates calibration value is not known.

If calibration information is not known, calculate the calibration value required from the frequency of the processor clock or external clock.

# 19.5.4.5 SysTick usage hints and tips

The interrupt controller clock updates the SysTick counter. If this clock signal is stopped for low power mode, the SysTick counter stops.

Ensure software uses word accesses to access the SysTick registers.

If the SysTick counter reload and current value are undefined at reset, the correct initialization sequence for the SysTick counter is:

- 1. Program reload value.
- 2. Clear current value.
- 3. Program Control and Status register.

# **19.6 Cortex-M0 instruction summary**

#### Table 245. Cortex M0- instruction summary

Operation	Description	Assembler	Cycles
Move	8-bit immediate	MOVS Rd, # <imm></imm>	1
	Lo to Lo	MOVS Rd, Rm	1
	Any to Any	MOV Rd, Rm	1
	Any to PC	MOV PC, Rm	3
Add	3-bit immediate	ADDS Rd, Rn, # <imm></imm>	1
	All registers Lo	ADDS Rd, Rn, Rm	1
	Any to Any	ADD Rd, Rd, Rm	1
	Any to PC	ADD PC, PC, Rm	3
Add	8-bit immediate	ADDS Rd, Rd, # <imm></imm>	1
	With carry	ADCS Rd, Rd, Rm	1
	Immediate to SP	ADD SP, SP, # <imm></imm>	1
	Form address from SP	ADD Rd, SP, # <imm></imm>	1
	Form address from PC	ADR Rd, <label></label>	1

### Chapter 19: Appendix LPC1102/04 ARM Cortex-M0 reference

Operation	Description	Assembler	Cycles
Subtract	Lo and Lo	SUBS Rd, Rn, Rm	1
	3-bit immediate	SUBS Rd, Rn, # <imm></imm>	1
	8-bit immediate	SUBS Rd, Rd, # <imm></imm>	1
	With carry	SBCS Rd, Rd, Rm	1
	Immediate from SP	SUB SP, SP, # <imm></imm>	1
	Negate	RSBS Rd, Rn, #0	1
Multiply	Multiply	MULS Rd, Rm, Rd	1
Compare	Compare	CMP Rn, Rm	1
	Negative	CMN Rn, Rm	1
	Immediate	CMP Rn, # <imm></imm>	1
Logical	AND	ANDS Rd, Rd, Rm	1
	Exclusive OR	EORS Rd, Rd, Rm	1
	OR	ORRS Rd, Rd, Rm	1
	Bit clear	BICS Rd, Rd, Rm	1
	Move NOT	MVNS Rd, Rm	1
	AND test	TST Rn, Rm	1
Shift	Logical shift left by immediate	LSLS Rd, Rm, # <shift></shift>	1
	Logical shift left by register	LSLS Rd, Rd, Rs	1
	Logical shift right by immediate	LSRS Rd, Rm, # <shift></shift>	1
	Logical shift right by register	LSRS Rd, Rd, Rs	1
	Arithmetic shift right	ASRS Rd, Rm, # <shift></shift>	1
	Arithmetic shift right by regist	ASRS Rd, Rd, Rs	1
Rotate	Rotate right by register	RORS Rd, Rd, Rs	1
Load	Word, immediate offset	LDR Rd, [Rn, # <imm>]</imm>	2
	Halfword, immediate offset	LDRH Rd, [Rn, # <imm>]</imm>	2
	Byte, immediate offset	LDRB Rd, [Rn, # <imm>]</imm>	2
	Word, register offset	LDR Rd, [Rn, Rm]	2
	Halfword, register offset	LDRH Rd, [Rn, Rm]	2
	Signed halfword, register offset	LDRSH Rd, [Rn, Rm]	2
	Byte, register offset	LDRB Rd, [Rn, Rm]	2
	Signed byte, register offset	LDRSB Rd, [Rn, Rm]	2
	PC-relative	LDR Rd, <label></label>	2
	SP-relative	LDR Rd, [SP, # <imm>]</imm>	2
	Multiple, excluding base	LDM Rn!, { <loreglist>}</loreglist>	1 + N <mark>1</mark>
	Multiple, including base	LDM Rn, { <loreglist>}</loreglist>	1 + N <mark>[1</mark>
Store	Word, immediate offset	STR Rd, [Rn, # <imm>]</imm>	2

 Table 245. Cortex M0- instruction summary

### Chapter 19: Appendix LPC1102/04 ARM Cortex-M0 reference

Operation	Description	Assembler	Cycles
Store	Halfword, immediate offset	STRH Rd, [Rn, # <imm>]</imm>	2
	Byte, immediate offset	STRB Rd, [Rn, # <imm>]</imm>	2
	Word, register offset	STR Rd, [Rn, Rm]	2
	Halfword, register offset	STRH Rd, [Rn, Rm]	2
	Byte, register offset	STRB Rd, [Rn, Rm]	2
	SP-relative	STR Rd, [SP, # <imm>]</imm>	2
	Multiple	STM Rn!, { <loreglist>}</loreglist>	1 + N <mark>1</mark>
Push	Push	PUSH { <loreglist>}</loreglist>	1 + N <mark>1</mark>
	Push with link register	PUSH { <loreglist>, LR}</loreglist>	1 + N <mark>1</mark>
Рор	Рор	POP { <loreglist>}</loreglist>	1 + N <mark>1</mark>
	Pop and return	POP { <loreglist>, PC}</loreglist>	4 + N <sup>[2]</sup>
Branch	Conditional	B <cc> <label></label></cc>	1 or 3 <mark>3</mark>
	Unconditional	B <label></label>	3
	With link	BL <label></label>	4
	With exchange	BX Rm	3
	With link and exchange	BLX Rm	3
Extend	Signed halfword to word	SXTH Rd, Rm	1
	Signed byte to word	SXTB Rd, Rm	1
	Unsigned halfword	UXTH Rd, Rm	1
	Unsigned byte	UXTB Rd, Rm	1
Reverse	Bytes in word	REV Rd, Rm	1
	Bytes in both halfwords	REV16 Rd, Rm	1
	Signed bottom half word	REVSH Rd, Rm	1
State change	Supervisor Call	SVC <imm></imm>	_ <u>[4]</u>
	Disable interrupts	CPSID i	1
	Enable interrupts	CPSIE i	1
	Read special register	MRS Rd, <specreg></specreg>	4
	Write special register	MSR <specreg>, Rn</specreg>	4
Hint	Send event	SEV	1
	Wait for event	WFE	2[5]
	Wait for interrupt	WFI	2 <u>[5]</u>
	Yield	YIELD <sup>[6]</sup>	1
	No operation	NOP	1
Barriers	Instruction synchronization	ISB	4
	Data memory	DMB	4
	Data synchronization	DSB	4

Table 245. Cortex M0- instruction summary

[1] N is the number of elements.

[2] N is the number of elements in the stack-pop list including PC and assumes load or store does not generate a HardFault exception.

[3] 3 if taken, 1 if not taken.

[4] Cycle count depends on core and debug configuration.

UM10429

- [5] Excludes time spend waiting for an interrupt or event.
- [6] Executes as NOP.

# **UM10429**

Chapter 20: LPC1102/04 Supplementary information Rev. 6 — 12 March 2013

User manual

# **20.1 Abbreviations**

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
GPIO	General Purpose Input/Output
PLL	Phase-Locked Loop
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter

# 20.2 References

- [1] ARM DUI 0497A — Cortex-M0 Devices Generic User Guide
- ARM DDI 0432C Cortex-M0 Revision r0p0 Technical Reference Manual [2]

# 20.3 Legal information

# 20.3.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

# 20.3.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

### 20.3.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# 20.4 Tables

Table 1. Table 2.	Ordering information	Table 26.	(CLKO
Table 3. Table 4. Table 5.	LPC1102/04 memory configuration	Table 27.	descrip CLKOL (CLKO
Table 6.	address 0x4004 8000)11 System memory remap register (SYSMEMREMAP, address 0x4004 8000) bit	Table 28.	descrip POR ca (PIOPC
Table 7.	description	Table 29.	descrip BOD co 8150) b
Table 8.	System PLL control register (SYSPLLCTRL, address 0x4004 8008) bit description14	Table 30.	,
Table 9.	System PLL status register (SYSPLLSTAT, address 0x4004 800C) bit description14	Table 31.	descrip IRQ lat
Table 10.	System oscillator control register (SYSOSCCTRL, address 0x4004 8020) bit description14	Table 32.	0x4004 Start log
Table 11.	Watchdog oscillator control register (WDTOSCCTRL, address 0x4004 8024) bit	Table 33.	addres Start lo
Table 12.	description	Table 34.	addres Start lo addres
Table 13.	description	Table 35.	address
Table 14.	address 0x4004 8030) bit description17 System PLL clock source select register (SYSPLLCLKSEL, address 0x4004 8040) bit	Table 36. Table 37.	Deep-s (PDSLE
Table 15.	description	Table 38.	descrip Wake-u address
Table 16.	description	Table 39.	address
Table 17.	address 0x4004 8070) bit description18 Main clock source update enable register	Table 40.	83F4) b
	(MAINCLKUEN, address 0x4004 8074) bit description	Table 41. Table 42.	
Table 18.	System AHB clock divider register (SYSAHBCLKDIV, address 0x4004 8078) bit	Table 43.	
	description	Table 44.	8000)
	(SYSAHBCLKCTRL, address 0x4004 8080) bit description	Table 45.	8000) b
Table 20.	SPI0 clock divider register (SSP0CLKDIV, address 0x4004 8094) bit description21	Table 46. Table 47.	
Table 21.	UART clock divider register (UARTCLKDIV, address 0x4004 8098) bit description21	Table 48.	-
Table 22.	WDT clock source select register (WDTCLKSEL, address 0x4004 80D0) bit description21	Table 49.	
Table 23.	WDT clock source update enable register (WDTCLKUEN, address 0x4004 80D4) bit	Table 50.	I/O con numbe
Table 24.	description	Table 51.	(IOCOI)
Table 25.	0x4004 80D8) bit description	Table 52.	400C) I IOCON address
	description	Table 53.	
UM10429	All information provided in this docu	iment is subject to leg	al disclaimers.

Table 26.	CLKOUT clock source update enable register (CLKOUTUEN, address 0x4004 80E4) bit
Table 27.	description
	(CLKOUTCLKDIV, address 0x4004 80E8) bit
Table 28.	description
	(PIOPORCAP0, address 0x4004 8100) bit description
Table 29.	BOD control register (BODCTRL, address 0x4004 8150) bit description
Table 30.	System tick timer calibration register (SYSTCKCAL, address 0x4004 8154) bit
Table 21	description
Table 31.	IRQ latency register (IRQLATENCY, address 0x4004 8170) bit description
Table 32.	- · · · · · · · · · · · · · · · · · · ·
Table 33.	Start logic signal enable register 0 (STARTERP0, address 0x4004 8204) bit description 27
Table 34.	Start logic reset register 0 (STARTRSRP0CLR,
	address 0x4004 8208) bit description 28
Table 35.	Start logic status register 0 (STARTSRP0,
<b>T</b>	address 0x4004 820C) bit description 28
	Allowed values for PDSLEEPCFG register 29
Table 37.	Deep-sleep configuration register (PDSLEEPCFG, address 0x4004 8230) bit
	description
Table 38.	Wake-up configuration register (PDAWAKECFG,
	address 0x4004 8234) bit description 31
Table 39.	Power-down configuration register (PDRUNCFG,
Table 40	address 0x4004 8238) bit description
Table 40.	Device ID register (DEVICE_ID, address 0x4004 83F4) bit description
Table 11	PLL frequency parameters
	PLL configuration examples
	Flash configuration register (FLASHCFG, address
	0x4003 C010) bit description
Table 44.	Register overview: PMU (base address 0x4003
Toble 15	8000)43 Power control register (PCON, address 0x4003
	8000) bit description
Table 46.	
	set_power routine
	Connection of interrupt sources to the Vectored
10.010	Interrupt Controller
Table 49.	Register overview: I/O configuration (base
	address 0x4004 4000)
Table 50.	······································
	number
Table 51.	IOCON_RESET_PIO0_0 register
	(IOCON_RESET_PIO0_0, address 0x4004
Table 52.	400C) bit description
	address 0x4004 4010) bit description

Table 54.	address 0x4004 404C) bit description59 IOCON_PIO0_8 register (IOCON_PIO0_8,
	address 0x4004 4060) bit description60
Table 55.	IOCON_PIO0_9 register (IOCON_PIO0_9, address 0x4004 4064) bit description60
Table 56.	IOCON_SWCLK_PIO0_10 register
	(IOCON_SWCLK_PIO0_10, address 0x4004
Tabla 57	4068) bit description
Table 57.	IOCON_R_PIO0_11 register (IOCON_R_PIO0_11, address 0x4004 4074) bit
	description
Table 58.	IOCON_R_PIO1_0 register (IOCON_R_PIO1_0,
Tabla 50	address 0x4004 4078) bit description62
Table 59.	IOCON_R_PIO1_1 register (IOCON_R_PIO1_1, address 0x4004 407C) bit description63
Table 60.	IOCON_R_PIO1_2 register (IOCON_R_PIO1_2,
	address 0x4004 4080) bit description64
Table 61.	IOCON_SWDIO_PIO1_3 register (IOCON_SWDIO_PIO1_3, address 0x4004 4090)
	bit description
Table 62.	IOCON_PIO1_6 register (IOCON_PIO1_6,
<b>T</b> I I 00	address 0x4004 40A4) bit description65
Table 63.	IOCON_PIO1_7 register (IOCON_PIO1_7, address 0x4004 40A8) bit description66
Table 64.	IOCON SCK location register
	(IOCON_SCK_LOC, address 0x4004 40B0) bit
	description
Table 65. Table 66.	Pin description table
Table 67.	Register overview: GPIO (base address port 0:
	0x5000 0000; port 1: 0x5001 0000)
Table 68.	5
	0x5000 3FFC; GPIO1DATA, address 0x5001 3FFC) bit description72
Table 69.	GPIOnDIR register (GPIO0DIR, address 0x5000
	8000 to GPIO1DIR, address 0x5001 8000) bit
Table 70.	description
Table 70.	8004 to GPIO1IS, address 0x5001 8004) bit
	description
Table 71.	GPIOnIBE register (GPIO0IBE, address 0x5000
	8008 to GPIO1IBE, address 0x5001 8008) bit description
Table 72.	GPIOnIEV register (GPIO0IEV, address 0x5000
	800C to GPIO1IEV, address 0x5001 800C) bit
Tabla 72	description
Table 73.	8010 to GPIO1IE, address 0x5000 bit
	description
Table 74.	GPIOnIRS register (GPIO0RIS, address 0x5000
	8014 to GPIO1IRS, address 0x5001 8014) bit description
Table 75.	•
	8018 to GPIO1MIS, address 0x5001 8018) bit
<b>T</b>     =0	description
Table 76.	GPIOnIC register (GPIO0IC, address 0x5000 801C to GPIO1IC, address 0x5001 801C) bit
	description

		UART pin description
Table	78.	Register overview: UART (base address: 0x4000
		8000)
Table	79.	UART Receiver Buffer Register (U0RBR -
		address 0x4000 8000 when DLAB = 0, Read
		Only) bit description
Table	80.	UART Transmitter Holding Register (U0THR -
		address 0x4000 8000 when DLAB = 0, Write
		Only) bit description
Table	81	UART Divisor Latch LSB Register (U0DLL -
labio	•	address $0x4000\ 8000\ when DLAB = 1)$ bit
		description
Table	82	UART Divisor Latch MSB Register (U0DLM -
Table	02.	address 0x4000 8004 when DLAB = 1) bit
		description
Tabla	02	UART Interrupt Enable Register (U0IER - address
Table	03.	
<b>-</b>	~ 4	$0x4000\ 8004\ when\ DLAB = 0)\ bit\ description\ 81$
Table	84.	UART Interrupt Identification Register (U0IIR -
		address 0x4004 8008, Read Only) bit
		description
		UART Interrupt Handling
Table	86.	UART FIFO Control Register (U0FCR - address
		0x4000 8008, Write Only) bit description 85
Table	87.	UART Line Control Register (U0LCR - address
		0x4000 800C) bit description
Table	88.	UART Line Status Register (U0LSR - address
		0x4000 8014, Read Only) bit description 86
Table	89.	UART Scratch Pad Register (U0SCR - address
		0x4000 801C) bit description
Table	90.	Auto-baud Control Register (U0ACR - address
		0x4000 8020) bit description
Table	91.	UART Fractional Divider Register (U0FDR -
		address 0x4000 8028) bit description 92
Table	92.	Fractional Divider setting look-up table94
Table	93.	UART Transmit Enable Register (U0TER -
		address 0x4000 8030) bit description 95
Table	94.	UART RS485 Control register (U0RS485CTRL -
		address 0x4000 804C) bit description 95
Table	95.	UART RS485 Address Match register
		(U0RS485ADRMATCH - address 0x4000 8050)
		bit description
Table	96.	SPI pin descriptions
		Register overview: SPI0 (base address 0x4004
	-	0000)
Table	98:	SPI/SSP Control Register 0 (SSP0CR0 - address
labio	00.	0x4004 0000) bit description
Table	gg.	SPI/SSP Control Register 1 (SSP0CR1 - address
Table	00.	0x4004 0004) bit description
Tabla	100-	SPI/SSP Data Register (SSP0DR - address
Table	100.	0x4004 0008) bit description
Toblo	101	, .
lable	101	SPI/SSP Status Register (SSP0SR - address
Table	100	0x4004 000C) bit description
iadie	102	SPI/SSP Clock Prescale Register (SSP0CPSR -
Ta !- !	400	address 0x4004 0010) bit description 104
lable	103	SPI/SSP Interrupt Mask Set/Clear register
		(SSP0IMSC - address 0x4004 0014) bit
<b>-</b>		description
Table	104:	SPI/SSP Raw Interrupt Status register (SSP0RIS

Table	105:	- address 0x4004 0018) bit description105 SPI/SSP Masked Interrupt Status register (SSP0MIS - address 0x4004 001C) bit
Table	106:	description
		Counter/timer pin description
Table	109.	Register overview: 16-bit counter/timer 1 CT16B1(base address 0x4001 0000)
Table	110.	Interrupt Register (TMR16B0IR - address 0x4000 C000 and TMR16B1IR - address 0x4001 0000) bit description
Table	111.	Timer Control Register (TMR16B0TCR - address 0x4000 C004 and TMR16B1TCR - address 0x4001 0004) bit description
Table	112.	Timer counter registers (TMR16B0TC, address 0x4000 C008 and TMR16B1TC 0x4001 0008) bit description
Table	113.	Prescale registers (TMR16B0PR, address 0x4000 C00C and TMR16B1PR 0x4001 000C) bit description
Table	114:	Prescale counter registers (TMR16B0PC, address 0x4001 C010 and TMR16B1PC
Table	115.	0x4000 0010) bit description
Table	116:	0x4001 0014) bit description
Table	117.	External Match Register (TMR16B0EMR - address 0x4000 C03C and TMR16B1EMR - address 0x4001 003C) bit description120
		External match control
		Counter/timer pin description
		Register overview: 32-bit counter/timer 1 CT32B1 (base address 0x4001 8000)127
Table	123.	Interrupt Register (TMR32B0IR - address 0x4001 4000 and TMR32B1IR - address 0x4001 8000) bit description
Table	124.	Timer Control Register (TMR32B0TCR - address0x4001 4004 and TMR32B1TCR - address0x4001 8004) bit description129
Table	125.	Timer counter registers (TMR32B0TC, address 0x4001 4008 and TMR32B1TC 0x4001 8008) bit
Table	126.	description
Table	127.	description

description
address 0x4001 4014 and TMR32B1MCR - address 0x4001 8014) bit description 130
Table 129. Match registers (TMR32B0MR0 to 3, addresses
0x4001 4018 to 24 and TMR32B1MR0 to 3,
addresses 0x4001 8018 to 24) bit description 131 Table 130. Capture Control Register (TMR32B1CCR -
address 0x4001 8028) bit description 131
Table 131. Capture registers (TMR32B1CR0, addresses
0x4001 802C) bit description
Table 132. External Match Register (TMR32B0EMR -
address 0x4001 403C and TMR32B1EMR -
address0x4001 803C) bit description 132
Table 133. External match control    133
Table 134. Count Control Register (TMR32B1TCR - address
0x4001 8070) bit description
Table 135. PWM Control Register (TMR32B0PWMC -
0x4001 4074 and TMR32B1PWMC - 0x4001
8074) bit description
Table 136. Register overview: Watchdog timer (base
address 0x4000 4000)
Table 137: Watchdog Mode register (WDMOD -
0x4000 4000) bit description
Table 138. Watchdog operating modes selection 143 Table 139: Watchdog Timer Constant register (WDTC -
0x4000 4004) bit description
Table 140: Watchdog Feed register (WDFEED -
0x4000 4008) bit description
Table 141: Watchdog Timer Value register (WDTV -
0x4000 400C) bit description
Table 142: Watchdog Timer Warning Interrupt register
(WDWARNINT - 0x4000 4014) bit description 145
Table 143: Watchdog Timer Window register (WDWINDOW
- 0x4000 4018) bit description
Table 144. Register overview: SysTick timer (base address
0xE000 E000)148
Table 145. SysTick Timer Control and status register
(SYST_CSR - 0xE000 E010) bit description . 149
Table 146. System Timer Reload value register (SYST_RVR
- 0xE000 E014) bit description
Table 147. System Timer Current value register (SYST_CVR       - 0xE000 E018) bit description
Table 148. System Timer Calibration value register
(SYST_CALIB - 0xE000 E01C) bit
description
Table 149. ADC pin description   151
Table 150. Register overview: ADC (base address 0x4001
C000)
Table 151. A/D Control Register (AD0CR - address
0x4001 C000) bit description
Table 152. A/D Global Data Register (AD0GDR - address
0x4001 C004) bit description
Table 153. A/D Status Register (AD0STAT - address
0x4001 C030) bit description
Table 154. A/D Interrupt Enable Register (AD0INTEN -
address 0x4001 C00C) bit description 155
Table 155. A/D Data Registers (AD0DR0 to AD0DR4 -

addresses 0x4001 C010 to 0x4001 C020) bit
description
Table 156. LPC1102/04 flash configuration
Table 157. Flash sector configuration
Table 158. Code Read Protection options
Table 159. Code Read Protection hardware/software
interaction
Table 160. ISP commands allowed for different CRP
levels
Table 161. UART ISP command summary
Table 162. UART ISP Unlock command
Table 163. UART ISP Set Baud Rate command 166
Table 164. UART ISP Echo command    166
Table 165. UART ISP Write to RAM command 167
Table 166. UART ISP Read Memory command
Table 167. UART ISP Prepare sector(s) for write operation
command
Table 168. UART ISP Copy command    169
Table 169. UART ISP Go command
Table 170. UART ISP Erase sector command    170
Table 171. UART ISP Blank check sector command170
Table 172. UART ISP Read Part Identification command170
Table 173. Part identification number   171
Table 174. UART ISP Read Boot Code version number
command
Table 175. UART ISP Compare command
Table 176. UART ISP ReadUID command171
Table 177. UART ISP Return Codes Summary
Table 178 IAP Command Summary 174
Table 178. IAP Command Summary       174         Table 179. IAP Prepare sector(s) for write operation
Table 179. IAP Prepare sector(s) for write operation
Table 179. IAP Prepare sector(s) for write operation           command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operationcommand174Table 180. IAP Copy RAM to flash command175Table 181. IAP Erase Sector(s) command176Table 182. IAP Blank check sector(s) command176Table 183. IAP Read Part Identification command176Table 184. IAP Read Boot Code version number177Table 185. IAP Compare command177Table 186. IAP Reinvoke ISP177Table 187. IAP ReadUID command178Table 188. IAP Status Codes Summary178Table 189. Memory mapping in debug mode179Table 190. Register overview: FMC (base address 0x4003 C000)180Table 191. Flash configuration register (FLASHCFG, address 0x4003 C010) bit description181Table 192. Flash Module Signature Start register (FMSSTART - 0x4003 C020) bit description181Table 193. Flash Module Signature Stop register (FMSSTOP - 0x4003 C024) bit description181
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command
Table 179. IAP Prepare sector(s) for write operation command

Table 198. Flash module Status register (FMSTAT - 0x40	
CFE0) bit description	182
Table 199. Flash Module Status Clear register (FMSTATC	
- 0x0x4003 CFE8) bit description	183
Table 200. Serial Wire Debug pin description	184
Table 201. Summary of processor mode and stack use	
options	188
Table 202. Core register set summary	189
Table 203. PSR register combinations	
Table 204. APSR bit assignments	
Table 205. IPSR bit assignments	191
Table 206. EPSR bit assignments	
Table 207. PRIMASK register bit assignments	192
Table 208. CONTROL register bit assignments	193
Table 209. Memory access behavior	197
Table 210. Properties of different exception types	199
Table 211. Exception return behavior	
Table 212. Cortex-M0 instructions	207
Table 213. CMSIS intrinsic functions to generate some	
Cortex-M0 instructions	208
Table 214. insic functions to access the special	
registers	209
Table 215. Condition code suffixes	214
Table 216. Access instructions	214
Table 217. Data processing instructions	220
Table 218. ADC, ADD, RSB, SBC and SUB operand	
restrictions	222
Table 219. Branch and control instructions	230
Table 220. Branch ranges	231
Table 221. Miscellaneous instructions	231
Table 222. Core peripheral register regions	238
Table 223. NVIC register summary	
Table 224. CMISIS access NVIC functions	
Table 225. ISER bit assignments	
Table 226. ICER bit assignments	
Table 227. ISPR bit assignments	
Table 228. ICPR bit assignments	
Table 229. IPR bit assignments	
Table 230. CMSIS functions for NVIC control	244
Table 231. Summary of the SCB registers	
Table 232. CPUID register bit assignments	
Table 233. ICSR bit assignments	
Table 234. AIRCR bit assignments	
Table 235. SCR bit assignments.	
Table 236. CCR bit assignments	
Table 237. System fault handler priority fields	
Table 238. SHPR2 register bit assignments	249
Table 239. SHPR3 register bit assignments	
Table 240. System timer registers summary	
Table 241. SYST_CSR bit assignments	
Table 242. SYST_RVR bit assignments	
Table 243. SYST_CVR bit assignments	
Table 244. SYST_CALIB register bit assignments	
Table 245. Cortex M0- instruction summary	
Table 246. Abbreviations	

# 20.5 Figures

Fig 1. Fig 2. Fig 3.	LPC1102/04 Block diagram
Fig 4.	Start-up timing
Fig 5. Fig 6.	System PLL block diagram
Fig 7.	Power profiles pointer structure
Fig 7.	
Fig 8.	API use         .45           Power profiles usage         .49
Fig 9.	Standard I/O pin configuration
Fig 10.	Pin configuration WLCSP16 package 68
Fig 11.	Masked write operation to the GPIODATA
Eia 12	register
Fig 12. Fig 13.	Auto-baud a) mode 0 and b) mode 1 waveform .91
Fig 14.	Algorithm for setting UART dividers
Fig 15.	UART block diagram
Fig 16.	Texas Instruments Synchronous Serial Frame
1 19 10.	Format: a) Single and b) Continuous/back-to-back
	Two Frames Transfer
Fig 17.	SPI frame format with CPOL=0 and CPHA=0 (a)
	Single and b) Continuous Transfer)
Fig 18.	SPI frame format with CPOL=0 and CPHA=1108
Fig 19.	SPI frame format with CPOL = 1 and CPHA = $0$ (a)
0	Single and b) Continuous Transfer)
Fig 20.	SPI Frame Format with CPOL = 1 and
	CPHA = 1
Fig 21.	Microwire frame format (single transfer) 111
Fig 22.	Microwire frame format (continuous transfers) . 111
Fig 23.	Microwire frame format setup and hold details . 112
Fig 24.	Sample PWM waveforms with a PWM cycle length
	of 100 (selected by MR2) and MAT2:0 enabled as
	PWM outputs by the PWCON register
Fig 25.	A timer cycle in which PR=2, MRx=6, and both
<b>-</b> :	interrupt and reset on match are enabled123
Fig 26.	A timer cycle in which PR=2, MRx=6, and both
<b>F</b> : 07	interrupt and stop on match are enabled 123
Fig 27.	16-bit counter/timer block diagram
Fig 28.	Sample PWM waveforms with a PWM cycle length
	of 100 (selected by MR2) and MAT2:0 enabled as PWM outputs by the PWCON register136
Fig 29.	A timer cycle in which PR=2, MRx=6, and both
Fig 29.	interrupt and reset on match are enabled136
Fig 30.	A timer cycle in which PR=2, MRx=6, and both
i ig 50.	interrupt and stop on match are enabled 137
Fig 31.	32-bit counter/timer block diagram
Fig 32.	Windowed Watchdog Timer (WWDT) block
1 ig 02.	diagram
Fig 33.	Early Watchdog Feed with Windowed Mode
9 001	Enabled
Fig 34.	Correct Watchdog Feed with Windowed Mode
0	Enabled
Fig 35.	Watchdog Warning Interrupt146
Fig 36.	System tick timer block diagram147
Fig 37.	Boot process flowchart160
Fig 38.	IAP parameter passing174
UM10429	All information provided in this doc

0	Algorithm for generating a 128-bit signature 180 Connecting the SWD pins to a standard SWD
	connector
Fig 41.	Cortex-M0 implementation
	Processor core register set
Fig 43.	APSR, IPSR, EPSR register bit assignments . 190
Fig 44.	Generic ARM Cortex-M0 memory map 195
Fig 45.	Memory ordering restrictions
Fig 46.	Little-endian format 198
Fig 47.	Vector table
Fig 48.	Exception entry stack contents
Fig 49.	ASR #3
Fig 50.	LSR #3
Fig 51.	LSL #3
Fig 52.	ROR #3
Fig 53.	IPR register

# **20.6 Contents**

2.1   Chapte 3.1   3.2   3.3   3.4   3.5   3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12	Prime 2: LPC1102/04 Memory mappingHow to read this chapter8Pri 3: LPC1102/04 System configurationHow to read this chapter10Introduction10Pin description10Clocking and power control10Clocking and power control10Register description11System memory remap register13Peripheral reset control register14System PLL control register14System oscillator control register15Internal resonant crystal control register16System reset status register17	2.2 3.5.31 3.5.32 3.5.33 3.5.34 3.6 3.7 3.8 3.9 3.9.1 3.9.1 3.9.2 3.9.21 3.9.22	Deep-sleep mode configuration register       29         Wake-up configuration register       30         Power-down configuration register       31         Device ID register       32         Reset       33         Start-up behavior       33         Brown-out detection       34         Power management       34         Power configuration in Active mode       35         Sleep mode       35
Chapte 3.1   3.2   3.3   3.4   3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12	For 3: LPC1102/04 System configurationHow to read this chapter10Introduction10Pin description10Clocking and power control10Register description11System memory remap register13Peripheral reset control register13System PLL control register14System oscillator control register14System oscillator control register15Internal resonant crystal control register16System reset status register17	3.5.31 3.5.32 3.5.33 3.5.34 <b>3.6</b> <b>3.7</b> <b>3.8</b> <b>3.9</b> 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Power-down configuration register       31         Device ID register       32         Reset       33         Start-up behavior       33         Brown-out detection       34         Power management       34         Active mode       34         Power configuration in Active mode       35
3.1       I         3.2       I         3.3       I         3.4       0         3.5.1       3.5.1         3.5.2       3.5.3         3.5.3       3.5.4         3.5.5       3.5.6         3.5.7       3.5.8         3.5.9       3.5.10         3.5.11       3.5.12	How to read this chapter10Introduction10Pin description10Clocking and power control10Clocking and power control10Register description11System memory remap register13Peripheral reset control register13System PLL control register14System oscillator control register14System oscillator control register15Internal resonant crystal control register16System reset status register17	3.5.32 3.5.33 3.5.34 <b>3.6</b> <b>3.7</b> <b>3.8</b> <b>3.9</b> 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Wake-up configuration register       30         Power-down configuration register       31         Device ID register       32         Reset       33         Start-up behavior       33         Brown-out detection       34         Power management       34         Active mode       35         Sleep mode       35
3.2     I       3.3     I       3.4     I       3.5     I       3.5.1     3.5.2       3.5.2     3.5.3       3.5.3     3.5.4       3.5.5     3.5.6       3.5.7     3.5.8       3.5.9     3.5.10       3.5.11     3.5.12	Introduction10Pin description10Clocking and power control10Register description11System memory remap register13Peripheral reset control register13System PLL control register14System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	3.5.32 3.5.33 3.5.34 <b>3.6</b> <b>3.7</b> <b>3.8</b> <b>3.9</b> 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Wake-up configuration register       30         Power-down configuration register       31         Device ID register       32         Reset       33         Start-up behavior       33         Brown-out detection       34         Power management       34         Active mode       35         Sleep mode       35
3.3     I       3.4     0       3.5     I       3.5.1     3.5.2       3.5.3     3.5.3       3.5.4     3.5.5       3.5.6     3.5.7       3.5.8     3.5.9       3.5.10     3.5.11       3.5.12	Pin description10Clocking and power control10Register description11System memory remap register13Peripheral reset control register13System PLL control register14System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	3.5.33 3.5.34 <b>3.6</b> <b>3.7</b> <b>3.8</b> <b>3.9</b> 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Power-down configuration register       31         Device ID register       32         Reset       33         Start-up behavior       33         Brown-out detection       34         Power management       34         Active mode       34         Power configuration in Active mode       35         Sleep mode       35
3.4     0       3.5     1       3.5.1     3.5.2       3.5.3     3.5.4       3.5.5     3.5.6       3.5.7     3.5.8       3.5.9     3.5.10       3.5.11     3.5.12	Clocking and power control10Register description11System memory remap register13Peripheral reset control register13System PLL control register14System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	3.5.34 3.6 3.7 3.8 3.9 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Device ID register32Reset33Start-up behavior33Brown-out detection34Power management34Active mode34Power configuration in Active mode35Sleep mode35
3.4     0       3.5     1       3.5.1     3.5.2       3.5.3     3.5.4       3.5.5     3.5.6       3.5.7     3.5.8       3.5.9     3.5.10       3.5.11     3.5.12	Clocking and power control10Register description11System memory remap register13Peripheral reset control register13System PLL control register14System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	<b>3.6</b> <b>3.7</b> <b>3.8</b> <b>3.9</b> 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Reset33Start-up behavior.33Brown-out detection34Power management34Active mode34Power configuration in Active mode35Sleep mode35
<b>3.5</b> I       3.5.1     3.5.2       3.5.3     3.5.4       3.5.5     3.5.6       3.5.7     3.5.8       3.5.9     3.5.10       3.5.11     3.5.12	Register description11System memory remap register13Peripheral reset control register13System PLL control register14System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	<b>3.7</b> <b>3.8</b> <b>3.9</b> 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Start-up behavior.33Brown-out detection.34Power management .34Active mode.34Power configuration in Active mode.35Sleep mode .35
3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.11	System memory remap register13Peripheral reset control register13System PLL control register14System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	<b>3.8</b> <b>3.9</b> 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Brown-out detection34Power management34Active mode34Power configuration in Active mode35Sleep mode35
3.5.2 3.5.3 3.5.4 3.5.5 3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12	Peripheral reset control register13System PLL control register14System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	<b>3.9</b> 3.9.1 3.9.1.1 3.9.2 3.9.2.1	Power management34Active mode34Power configuration in Active mode35Sleep mode35
3.5.3 3.5.4 3.5.5 3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12	System PLL control register14System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	3.9.1 3.9.1.1 3.9.2 3.9.2.1	Active mode       34         Power configuration in Active mode       35         Sleep mode       35
3.5.4 3.5.5 3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12	System PLL status register14System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	3.9.1 3.9.1.1 3.9.2 3.9.2.1	Active mode       34         Power configuration in Active mode       35         Sleep mode       35
3.5.5 3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12	System oscillator control register14Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	3.9.1.1 3.9.2 3.9.2.1	Power configuration in Active mode
3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12	Watchdog oscillator control register15Internal resonant crystal control register16System reset status register17	3.9.2 3.9.2.1	Sleep mode 35
3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12	Internal resonant crystal control register         16           System reset status register         17		
3.5.9 3.5.10 3.5.11 3.5.12	System reset status register 17	2022	
3.5.10 3.5.11 3.5.12		3.9.2.2	
3.5.11 3.5.12	System PLL clock source select register 17	3.9.2.3	Wake-up from Sleep mode 36
3.5.12	System PLL clock source update enable	3.9.3	Deep-sleep mode 36
3.5.12	register	3.9.3.1	Power configuration in Deep-sleep mode 36
	Main clock source select register	3.9.3.2	Programming Deep-sleep mode
	Main clock source update enable register 18	3.9.3.3	Wake-up from Deep-sleep mode 37
3.5.13	System AHB clock divider register 19	3.10	Deep-sleep mode details 37
3.5.14	System AHB clock control register 19	3.10.1	IRC oscillator 37
3.5.15	SPI0 clock divider register	3.10.2	Start logic
3.5.16	UART clock divider register	3.10.3	Using the general purpose counter/timers to
3.5.17 3.5.18	WDT clock source select register		create a self-wake-up event
3.5.18	WDT clock source update enable register	3.11	System PLL functional description 38
3.5.20	CLKOUT clock source select register	3.11.1	Lock detector 39
3.5.21	CLKOUT clock source update enable register 23	3.11.2	Power-down control 39
3.5.22	CLKOUT clock divider register	3.11.3	Divider ratio programming 40
3.5.23	POR captured PIO status register 0		Post divider
3.5.24	BOD control register		Feedback divider
3.5.25	System tick counter calibration register 25	0.44.4	Changing the divider values
3.5.26	IRQ latency register 25	3.11.4	Frequency selection
3.5.27	Start logic edge control register 0 25	3.11.4. <sup>2</sup> 3.11.4.2	
3.5.28	Start logic signal enable register 0 26		
3.5.29	Start logic reset register 0    27      Start logic status register 0    28	3.12	Flash memory access 41

# Chapter 4: LPC1102/04 PMU (Power Management Unit)

4.1	Introduction 43
4.2	Register description 43
4.2.1	Power control register 43

|--|

52 52

#### Chapter 20: LPC1102/04 Supplementary information

#### Chapter 5: LPC1102/04 Power profiles

5.1	Features 44
5.2	Description 44
5.3	Definitions 45
5.4	Clocking routine 45
5.4.1	set_pll 45
5.4.1.1	Param0: system PLL input frequency and
	Param1: expected system clock 46
5.4.1.2	Param2: mode 46
5.4.1.3	Param3: system PLL lock time-out 47
5.4.1.4	Code examples 47
5.4.1.4.1	1 Invalid frequency (device maximum clock rate
	exceeded) 47
5.4.1.4.2	2 Invalid frequency selection (system clock divider
	restrictions) 47
5.4.1.4.3	3 Exact solution cannot be found (PLL) 48

5.4.1.4.4 System clock less than or equal to the expected 5.4.1.4.5 System clock greater than or equal to the expected value..... 48 5.4.1.4.6 System clock approximately equal to the expected 5.5 Power routine ..... 49 5.5.1 set\_power ..... 49 5.5.1.1 Param0: main clock ..... 50 5.5.1.2 Param1: mode ..... 50 5.5.1.3 Param2: system clock ..... 50 5.5.1.4 Code examples ..... 51 5.5.1.4.1 Invalid frequency (device maximum clock rate exceeded) ..... 51 5.5.1.4.2 An applicable power setup ..... 51

#### Chapter 6: LPC1102/04 Interrupt controller

6.1	How to read this chapter	52	6.3	Features	ļ
6.2	Introduction	52	6.4	Interrupt sources	ļ

### Chapter 7: LPC1102/04 I/O Configuration

7.1	How to read this chapter 54	
7.2	Features 54	
7.3	General description 54	
7.3.1	Pin function 55	
7.3.2	Pin mode 55	
7.3.3	Hysteresis 56	,
7.3.4	A/D-mode	
7.3.5	Open-drain Mode	
7.4	Register description 56	,
7.4.1	IOCON_PIO_RESET_PIO0_0 58	
7.4.2	IOCON_PIO0_1 58	
7.4.3	IOCON_PIO0_6	

7.4.4 7.4.5 IOCON\_SWCLK\_PIO0\_10 ..... 61 7.4.6 7.4.7 7.4.8 IOCON\_R\_PIO1\_0 ..... 62 7.4.9 IOCON\_R\_PIO1\_1 ..... 63 7.4.10 IOCON\_R\_PIO1\_2 ..... 64 7.4.11 IOCON\_SWDIO\_PIO1\_3......65 7.4.12 7.4.13 7.4.14 IOCON SCK LOC ..... 67

# Chapter 8: LPC1102/04 Pin configuration

8.1	How to read this chapter	8.2	Pin configuration	68
Chapter 9: LPC1102/04 General Purpose I/O (GPIO)				

9.1	How to read this chapter	9.3.6	GPIO interrupt mask register
9.2	Introduction 71	9.3.7	GPIO raw interrupt status register
9.2.1	Features	9.3.8 9.3.9	GPIO masked interrupt status register 74 GPIO interrupt clear register 75
<b>9.3</b> 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5	Register description71GPIO data register72GPIO data direction register73GPIO interrupt sense register73GPIO interrupt both edges sense register73GPIO interrupt event register74	<b>9.4</b> 9.4.1	Functional description       75         Write/read data operation       75         Write operation       75         Read operation       77

# Chapter 10: LPC1102/04 Universal Asynchronous Transmitter (UART)

10.1	How to read this chapter	10.3	Features	78
10.2	Basic configuration 78	10.4	Pin description	78

UM1	0429

10.5	Register description 78
10.5.1	UART Receiver Buffer Register (DLAB = 0, Read
	Only)
10.5.2	UART Transmitter Holding Register (DLAB = 0,
	Write Only) 80
10.5.3	UART Divisor Latch LSB and MSB Registers
	(DLAB = 1) 80
10.5.4	UART Interrupt Enable Register (DLAB = 0) . 81
10.5.5	UART Interrupt Identification Register (U0IIR -
	0x4004 8008, Read Only) 82
10.5.6	UART FIFO Control Register (Write Only) 84
10.5.7	UART Line Control Register
10.5.8	UART Line Status Register
10.5.9	UART Scratch Pad Register
10.5.10	UART Auto-baud Control Register
10.5.11	Auto-baud
10.5.12	Auto-baud modes 90

# Chapter 11: LPC1102/04 SPI0 with SSP

11.1	How to read this chapter
11.2	Basic configuration
11.3	Features
11.4	General description
11.5	Pin description 100
11.6	Register description 100
11.6.1	SPI/SSP Control Register 0 101
11.6.2	SPI/SSP0 Control Register 1 102
11.6.3	SPI/SSP Data Register 103
11.6.4	SPI/SSP Status Register 103
11.6.5	SPI/SSP Clock Prescale Register 103
11.6.6	SPI/SSP Interrupt Mask Set/Clear Register 104
11.6.7	SPI/SSP Raw Interrupt Status Register 104
11.6.8	SPI/SSP Masked Interrupt Status Register . 105

10.5.13	UART Fractional Divider Register (U0FDR - 0x4000 8028)	91
10.5.13	.1 Baud rate calculation	92
10.5.13	.1.1 Example 1: UART_PCLK = 14.7456 MHz, BF	۲ =
	9600.	94
10.5.13	.1.2 Example 2: UART_PCLK = 12 MHz, BR =	
	115200	94
10.5.14	UART Transmit Enable Register	94
10.5.15	UART RS485 Control register	95
10.5.16	UART RS-485 Address Match register	
	(U0RS485ADRMATCH - 0x4000 8050)	96
10.5.17	RS-485/EIA-485 modes of operation	96
	RS-485/EIA-485 Normal Multidrop Mode (NMI	M)
	96	
	RS-485/EIA-485 Auto Address Detection (AAI	D)
	mode	96
10.6	Architecture	97

11.6.9	SPI/SSP Interrupt Clear Register 105
11.7	Functional description 106
11.7.1	Texas Instruments synchronous serial frame
	format 106
11.7.2	SPI frame format 107
11.7.2.1	Clock Polarity (CPOL) and Phase (CPHA)
	control 107
11.7.2.2	SPI format with CPOL=0,CPHA=0 107
11.7.2.3	SPI format with CPOL=0,CPHA=1 108
11.7.2.4	SPI format with CPOL = $1, CPHA = 0, \ldots, 109$
11.7.2.5	SPI format with CPOL = 1,CPHA = 1 110
11.7.3	Semiconductor Microwire frame format 111
11.7.3.1	Setup and hold time requirements on CS with
	respect to SK in Microwire mode 112

# Chapter 12: LPC1102/04 16-bit counter/timers (CT16B0/1)

12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.7.1 12.7.2	How to read this chapter Basic configuration Features Applications Description Pin description Register description Interrupt Register (TMR16B0IR and TMR16B1IR) Timer Control Register (TMR16B0TCR and TMR16B1TCR)	113 113 113 113 113 114 114 114		Timer Counter register116Prescale Register117Prescale Counter register117Match Control Register117Match Registers 0 to 3119External Match Register119PWM Control register (TMR16B0PWMC and TMR16B1PWMC)121Rules for single edge controlled PWM outputs122Example timer operation123
	TMR16B1TCR)	116	12.9	Architecture 124

# Chapter 13: LPC11102/04 32-bit counter/timers (CT32B0/1)

13.1 13.2	How to read this chapter			•	
13.3 13.4	Features		13.7.1	Interrupt Register (TMR32B0IR and TMR32B1IR)	128
13.5	Description	126	13.7.2	Timer Control Register (TMR32B0TCR and TMR32B1TCR)	128

1 1 1

### Chapter 20: LPC1102/04 Supplementary information

Capture Control Register (TMR32B1CCR) . 131

TMR32B1EMR) ..... 132 Count Control Register (TMR32B1TCR) ... 134

Example timer operation ..... 136

Watchdog Mode register ..... 142

Watchdog Timer Constant register ..... 143

PWM Control Register (TMR32B0PWMC and TMR32B1PWMC) ..... 135

Rules for single edge controlled PWM

Capture Register (TMR32B1CR0 - address 0x4001 802C) ..... 132 External Match Register (TMR32B0EMR and

13.7.8

13.7.9

13.7.10

13.7.11 13.7.12

13.7.13

13.8

13.9

14.7.1

14.7.2

1172

13.7.3	Timer Counter (TMR32B0TC - address
	0x4001 4008 and TMR32B1TC - address
	0x4001 8008)
13.7.4	Prescale Register (TMR32B0PR - address
	0x4001 400C and TMR32B1PR - address
	0x4001 800C) 129
13.7.5	Prescale Counter Register (TMR32B0PC -
	address 0x4001 4010 and TMR32B1PC - address
	0x4001 8010)
13.7.6	Match Control Register (TMR32B0MCR and
	TMR32B1MCR) 130
13.7.7	Match Registers (TMR32B0MR0/1/2/3 and
	TMR32B1MR0/1/2/3) 131

### Chapter 14: LPC1102/04 Windowed WatchDog Timer (WDT)

14.1	How to read this chapter	
14.2	Basic configuration 139	
14.3	Features 139	
14.4	Applications 140	
14.5	General description 140	
14.6	Clock control 141	
14.7	Register description 142	

### Chapter 15: LPC1102/04 System tick timer

15.1	How to read this chapter 147
15.2	Basic configuration 147
15.3	Features 147
15.4	General description 147
15.5	Register description 148
15.5.1	System Timer Control and status register 148
15.5.2	System Timer Reload value register 149

Chapter 16: LPC1102/04 Analog-	-to-Digital Converter	(ADC)
--------------------------------	-----------------------	-------

16.1	How to read this chapter 151
16.2	Basic configuration 151
16.3	Features 151
16.4	Pin description 151
16.5	ADC clocking 152
16.6	Register description 152
16.6.1	A/D Control Register 152
16.6.2	A/D Global Data Register

16.6.3	A/D Status Register	155
16.6.4	A/D Interrupt Enable Register	155
16.6.5	A/D Data Registers	155
16.7	Operation	156
16.7.1	Hardware-triggered conversion	156
16.7.2	Interrupts	156
16.7.3	Accuracy vs. digital receiver	156
		100

### Chapter 17: LPC1102/04 Flash memory programming firmware

17.1 How to read this chapter	157	17.3.5	Sector numbers	161
17.2 Features	157	17.3.6	Flash content protection mechanism	161
17.3 General description	157	17.3.7	Code Read Protection (CRP)	
17.3.1 Bootloader		17.3.7.1	ISP entry protection	163
17.3.1.1 Parts with no ISP entry pin (LPC1102)	-	17.4 U	UART Communication protocol	163
17.3.1.2 Parts with ISP entry pin (LPC1104)		17.4.1	UART ISP command format	164
17.3.2 Memory map after any reset.	158	17.4.2	UART ISP response format	
17.3.3 Criterion for Valid User Code	158	17.4.3	UART ISP data format	164
17.3.4 Boot process flowchart	. 160	17.4.4	UART ISP flow control	164
		17.4.5	UART SP command abort	164

#### UM10429

14.8	Watchdog timing examples	145
14.7.6	Watchdog Timer Window register	145
14.7.5	Watchdog Timer Warning Interrupt register	144
14.7.4	Watchdog Timer Value register	144
14.7.3		144

Watahdag Eagd register

15.5.3 15.5.4	System Timer Current value register System Timer Calibration value register	149
	(SYST_CALIB - 0xE000 E01C)	150
15.6	Functional description	150
15.7	Example timer calculations	150
	Example (system clock = 50 MHz)	150

17.4.6	Interrupts during UART ISP 164
17.4.7	Interrupts during IAP 164
17.4.8	RAM used by ISP command handler 165
17.4.9	RAM used by IAP command handler 165
17.5	UART ISP commands 165
17.5.1	Unlock <unlock code=""> (UART ISP) 166</unlock>
17.5.2	Set Baud Rate <baud rate=""> <stop bit=""> (UART</stop></baud>
	ISP) 166
17.5.3	Echo <setting> (UART ISP) 166</setting>
17.5.4	Write to RAM <start address=""> <number bytes="" of=""></number></start>
	(UART ISP) 166
17.5.5	Read Memory <address> <no. bytes="" of=""> (UART</no.></address>
	ISP) 167
17.5.6	Prepare sector(s) for write operation <start sector<="" td=""></start>
	number> <end number="" sector=""> (UART ISP) 168</end>
17.5.7	Copy RAM to flash <flash address=""> <ram< td=""></ram<></flash>
	address> <no bytes="" of=""> (UART ISP) 168</no>
17.5.8	Go <address> <mode> (UART ISP) 169</mode></address>
17.5.9	Erase sector(s) <start number="" sector=""> <end< td=""></end<></start>
	sector number> (UART ISP) 170
17.5.10	Blank check sector(s) <sector number=""> <end< td=""></end<></sector>
	sector number> (UART ISP) 170
17.5.11	Read Part Identification number (UART ISP) 170
17.5.12	Read Boot code version number (UART ISP) 171
17.5.13	Compare <address1> <address2> <no bytes="" of=""></no></address2></address1>
	(UART ISP)
17.5.14	ReadUID (UART ISP)
17.5.15	UART ISP Return Codes 172

17.6	IAP commands 172
17.6.1	Prepare sector(s) for write operation (IAP) . 174
17.6.2	Copy RAM to flash (IAP) 175
17.6.3	Erase Sector(s) (IAP) 176
17.6.4	Blank check sector(s) (IAP) 176
17.6.5	Read Part Identification number (IAP) 176
17.6.6	Read Boot code version number (IAP) 177
17.6.7	Compare <address1> <address2> <no bytes="" of=""></no></address2></address1>
	(IAP) 177
17.6.8	Reinvoke ISP (IAP) 177
17.6.9	ReadUID (IAP) 178
17.6.10	IAP Status Codes 178
17.7	Debug notes 178
17.7.1	Comparing flash images 178
17.7.2	Serial Wire Debug (SWD) flash programming
	interface 179
17.8	Flash signature generation 179
17.8.1	Algorithm and procedure for signature
	generation
	Signature generation
	Content verification
17.9	Register description 180
17.9.1	Flash configuration register
17.9.2	Signature generation address and control
	registers
17.9.3	Signature generation result registers 182
17.9.3.1	Flash Module Status register 182
17.9.3.2	5

### Chapter 18: LPC1102/04 Serial Wire Debug (SWD)

18.1	How to read this chapter	184	18.5	Pin description	184
18.2	Features	184	18.6	Debug notes	185
18.3	Introduction	184	18.6.1	Debug limitations	185
18.4	Description	184	18.6.2	Debug connections	185

# Chapter 19: Appendix LPC1102/04 ARM Cortex-M0 reference

19.1	Introduction 186	
19.2	About the Cortex-M0 processor and core	
	peripherals	
19.2.1	System-level interface 187	
19.2.2	Integrated configurable debug 187	
19.2.3	Cortex-M0 processor features summary 187	
19.2.4	Cortex-M0 core peripherals 187	
19.3	Processor 188	
19.3.1	Programmers model 188	
19.3.1.1	1 Processor modes	
19.3.1.2	2 Stacks 188	
19.3.1.3	3 Core registers 188	
	3.1 General-purpose registers	
19.3.1.3	3.2 Stack Pointer 189	
	3.3Link Register 190	
	3.4 Program Counter 190	
19.3.1.3.5 Program Status Register		
	3.6 Exception mask register	
19.3.1.3	3.7 CONTROL register	

19.3.1.4	Exceptions and interrupts	193
19.3.1.5	Data types	193
19.3.1.6	The Cortex Microcontroller Software Interface	Э
	Standard	193
19.3.2	Memory model	194
19.3.2.1	Memory regions, types and attributes	195
19.3.2.2	Memory system ordering of memory accesse	es
	196	
19.3.2.3	Behavior of memory accesses	196
19.3.2.4	Software ordering of memory accesses	197
19.3.2.5	Memory endianness	198
19.3.2.5.1	Little-endian format	198
19.3.3	Exception model	198
19.3.3.1	Exception states	198
19.3.3.2	Exception types	199
19.3.3.3	Exception handlers	200
19.3.3.4	Vector table	200
19.3.3.5	Exception priorities	201
19.3.3.6	Exception entry and return	202
19.3.3.6.1	Exception entry	202

	Exception return	
19.3.4	Fault handling	
	Lockup	204
19.3.5	Power management	205
	Entering sleep mode	205
	Wait for interrupt	205
19.3.5.1.2	Wait for event	205
	Sleep-on-exit	
19.3.5.2	Wake-up from sleep mode	206
	Wake-up from WFI or sleep-on-exit	
	Wake-up from WFE	
19.3.5.3	Power management programming hints	206
19.4 In	struction set	206
19.4.1	Instruction set summary	206
19.4.2	Intrinsic functions	208
	About the instruction descriptions	209
	Operands	
19.4.3.2	Restrictions when using PC or SP	209
19.4.3.3	Shift Operations	210
19.4.3.3.1	ASR	210
19.4.3.3.2	LSR	210
19.4.3.3.3	LSL	211
19.4.3.3.4	ROR	212
19.4.3.4	Address alignment	212
	PC-relative expressions	
19.4.3.6	Conditional execution	213
19.4.3.6.1	The condition flags	213
19.4.3.6.2	Condition code suffixes	
19.4.4	Memory access instructions	214
19.4.4.1	ADR	215
19.4.4.1.1	Syntax	215
19.4.4.1.2	Operation	215
19.4.4.1.3	Restrictions	215
19.4.4.1.4	Condition flags	215
	Examples	
19.4.4.2	LDR and STR, immediate offset	215
19.4.4.2.1	Syntax	215
19.4.4.2.2	Operation	216
19.4.4.2.3	Restrictions	216
19.4.4.2.4	Condition flags	216
19.4.4.2.5	Examples	216
	LDR and STR, register offset	216
	Syntax	216
	Operation	217
	Restrictions	217
	Condition flags	217
	Examples	217
	LDR, PC-relative	217
	Syntax	217
	Operation	217
	Restrictions	217
	Condition flags	218
	Examples	218
	LDM and STM	218
	Syntax.	218
	Operation	218
	Restrictions.	218
19.4.4.5.4	Condition flags	219

19.4.4.5.5 Examples	219
19.4.4.5.6 Incorrect examples	219
19.4.4.6 PUSH and POP	219
19.4.4.6.1 Syntax	219
19.4.4.6.2 Operation	219
19.4.4.6.3 Restrictions	220
19.4.4.6.4 Condition flags	220
	220
19.4.4.6.5 Examples	-
19.4.5 General data processing instructions	220
19.4.5.1 ADC, ADD, RSB, SBC, and SUB	221
19.4.5.1.1 Syntax	221
19.4.5.1.2 Operation	221
19.4.5.1.3 Restrictions	222
19.4.5.1.4 Examples	222
19.4.5.2 AND, ORR, EOR, and BIC	223
19.4.5.2.1 Syntax	223
19.4.5.2.2 Operation	223
19.4.5.2.3 Restrictions	223
19.4.5.2.4 Condition flags	223
19.4.5.2.5 Examples	223
	-
19.4.5.3 ASR, LSL, LSR, and ROR	223
19.4.5.3.1 Syntax	224
19.4.5.3.2 Operation	224
19.4.5.3.3 Restrictions	224
19.4.5.3.4 Condition flags	224
19.4.5.3.5 Examples	225
19.4.5.4 CMP and CMN	225
19.4.5.4.1 Syntax	225
19.4.5.4.2 Operation	225
19.4.5.4.3 Restrictions	225
19.4.5.4.4 Condition flags	225
19.4.5.4.5 Examples	226
19.4.5.5 MOV and MVN	226
	220
19.4.5.5.1 Syntax	
19.4.5.5.2 Operation	226
19.4.5.5.3 Restrictions	226
19.4.5.5.4 Condition flags	226
19.4.5.5.5 Example	
19.4.5.6 MULS	227
19.4.5.6.1 Syntax	227
19.4.5.6.2 Operation	227
19.4.5.6.3 Restrictions	227
19.4.5.6.4 Condition flags	227
19.4.5.6.5 Examples	227
19.4.5.7 REV, REV16, and REVSH	227
19.4.5.7.1 Syntax	227
19.4.5.7.2 Operation	228
19.4.5.7.3 Restrictions	228
19.4.5.7.4 Condition flags	228
19.4.5.7.5 Examples	228
19.4.5.8 SXT and UXT	228
19.4.5.8.1 Syntax	228
19.4.5.8.2 Operation	228
19.4.5.8.3 Restrictions	229
19.4.5.8.4 Condition flags	229
19.4.5.8.5 Examples	229
19.4.5.9 TST	229
19.4.5.9.1 Syntax	229

19.4.5.9.2	Operation	229
19.4.5.9.3	Restrictions	229
19.4.5.9.4	Condition flags	229
19.4.5.9.5	Examples	230
19.4.6	Branch and control instructions	230
19.4.6.1	B, BL, BX, and BLX	230
	Syntax.	230
	Operation	230
	Restrictions	231
	Condition flags	231
		231
	Examples	-
19.4.7	Miscellaneous instructions	231
	BKPT	232
	Syntax.	232
	Operation	232
	Restrictions	232
	Condition flags	232
19.4.7.1.5	Examples	232
19.4.7.2	CPS	232
	Syntax	233
	Operation	233
	Restrictions.	233
	Condition flags	233
	Examples	233
	DMB	233
	Syntax.	233
	Operation	233
	Restrictions.	233
	Condition flags	233
	Examples	233
	DSB	233
	Syntax	233
19.4.7.4.2	Operation	234
19.4.7.4.3	Restrictions	234
19.4.7.4.4	Condition flags	234
19.4.7.4.5	Examples	234
	ISB	234
	Syntax	234
	Operation	234
	Restrictions.	234
	Condition flags	234
	Examples	234
19.4.7.6	MRS	234
		234
	Syntax	-
	Operation	235
	Restrictions	235
	Condition flags	235
	Examples	235
19.4.7.7	MSR	235
	Syntax	235
19.4.7.7.2	Operation	235
19.4.7.7.3	Restrictions	235
19.4.7.7.4	Condition flags	235
	Examples	235
19.4.7.8	NOP	235
	Syntax	235
	Operation	236
	Restrictions.	236
		_00

	Condition flags	236
19.4.7.8.5	Examples	236
19.4.7.9	SEV	236
	Syntax	236
	Operation	236
	Restrictions	236
	Condition flags	236
	Examples	236
	SVC	236
	1 Syntax	236
	2 Operation	230
		237
	3 Restrictions	
	4 Condition flags	237
	5 Examples	237
	WFE	237
19.4.7.11.	1 Syntax	237
	2 Operation	237
19.4.7.11.	3 Restrictions	237
19.4.7.11.	4 Condition flags	237
19.4.7.11.	5 Examples	238
19.4.7.12	WFI	238
	1 Syntax	238
19.4.7.12.	2 Operation	238
	3 Restrictions	238
	4 Condition flags	238
	5 Examples	238
	eripherals	
	-	238
19.5.1	About the ARM Cortex-M0	238
19.5.2	Nested Vectored Interrupt Controller	239
19.5.2.1	Accessing the Cortex-M0 NVIC registers usin	ng
	CMSIS	239
19.5.2.2	Interrupt Set-enable Register	240
19.5.2.3	Interrupt Clear-enable Register	240
19.5.2.4	Interrupt Set-pending Register	240
19.5.2.5	Interrupt Clear-pending Register	241
19.5.2.6	Interrupt Priority Registers	241
19.5.2.7	Level-sensitive and pulse interrupts	242
19.5.2.7.1	Hardware and software control of interrupts	243
19.5.2.8	NVIC usage hints and tips	243
19.5.2.8.1	NVIC programming hints	243
19.5.3	System Control Block.	244
19.5.3.1	The CMSIS mapping of the Cortex-M0 SCB	
10.0.0.1	registers	244
19.5.3.2	CPUID Register	244
19.5.3.2	Interrupt Control and State Register	244
		-
19.5.3.4	Application Interrupt and Reset Control Regis	ster.
10 5 2 5		240
19.5.3.5	System Control Register	248
19.5.3.6	Configuration and Control Register	248
19.5.3.7	System Handler Priority Registers	249
19.5.3.7.1	System Handler Priority Register 2	249
	System Handler Priority Register 3	249
19.5.3.8	SCB usage hints and tips	250
19.5.4	System timer, SysTick	250
19.5.4.1	SysTick Control and Status Register	250
19.5.4.2	SysTick Reload Value Register	251
19.5.4.2.1	Calculating the RELOAD value	251
19.5.4.3	SysTick Current Value Register	251
10.0.1.0		-01

252

### Chapter 20: LPC1102/04 Supplementary information

19.5.4.4	SysTick Calibration Value Register	252	19.6	Cortex-M0 instruction summary
19.5.4.5	SysTick usage hints and tips	252		

### Chapter 20: LPC1102/04 Supplementary information

	Abbreviations			
20.3	Legal information 257	20.5	Figures	262
	Definitions		Contents	263

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

### © NXP B.V. 2013.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 March 2013 Document identifier: UM10429