# MAX32660 USER GUIDE

User Guide

**Preliminary** 

Maxim Integrated

support@maximintegrated.com



# **Contents**

1 2		y, Register Mapping, and Access	
2.		erview	
2.	2 Star	ndard Memory Regions	3
	2.2.1	Code Space	3
	2.2.2	SRAM Space	
	2.2.3	Peripheral Space	
	2.2.4	External RAM Space	
	2.2.5	External Device Space	
	2.2.6	System Area (Private Peripheral Bus)	
_	2.2.7	System Area (Vendor Defined)	
2	3 Dev	rice Memory Instances	6
	2.3.1	Main Program Flash Memory	6
	2.3.2	Instruction Cache Memory	6
	2.3.3	Information Block Flash Memory	6
	2.3.4	System SRAM	
	2.3.5	AHB Bus Matrix and AHB Bus Interfaces	
	2.3.6	Core AHB Interface	
	2.3.7	AHB Master	
2.	4 Peri	ipheral Register Map	7
3	System	Clocks, Reset, and Power Management	8
3.	1 Osc	illator Sources and Clock Switching	9
		96MHz Internal Main High-Speed Oscillator	
	3.1.1 3.1.2	32.768kHz External Crystal Oscillator	
	3.1.2	8kHz Ultra-Low Power Nano-Ring Internal Oscillator	
3		tem Oscillators Reset	
	•	erating Modes	
J.,	•	•	
	3.3.1	ACTIVE Mode	
	3.3.2	SLEEP Low Power Mode	
	3.3.3 3.3.4	DEEPSLEEP Low Power ModeBACKUP Low Power Mode	
2		Itdown State	
3.		rice Resets	
J.,			
	3.5.1	Peripheral Reset	
	3.5.2	Soft Reset	
	3.5.3	System Reset	
2	3.5.4	Power-On Reset	
3.	6 KAN	M Memory Management	13
	3.6.1	On-Chip Cache Management	15
	3.6.2	RAM Zeroization	
	3.6.3	RAM Low Power Modes	
3.		bal Control Registers (GCR)	
3.	•	tem Initialization Registers	
3.		ction Control Registers	
1		ver Supply Monitoring	
3.	10 F	Power Sequencer Registers	28



4	Fla	lash Controller	32
	4.1	Overview	32
	4.2	Usage	32
	4.3	2.1 Clock Configuration	32
			33
	4.2		33
	4.2	.2.4 Flash Write	33
	4.2	2.5 Page Erase	34
	4.2	2.6 Mass Erase	34
	4.3	Flash Controller Registers	34
5	Ge	Seneral-Purpose I/O and Alternate Function Pins	39
	5.1	General Description	39
	5.1	.1.1 Power-On-Reset Configuration	41
	5.1	.1.2 I/O Mode and Alternate Function Selection	41
	5.1	.1.3 Input mode configuration	41
	5.1	.1.4 Output Mode Configuration	42
	5.1	.1.5 GPIO Drive Strength	42
	5.2	Alternate Function Configuration	42
	5.3	Configuring GPIO (External) Interrupts	43
	51	.1.6 Interrupts	43
			43
	5.4		
	5.5	GPIO Port 0 Register Details	
6	DN	MA Controller	
	6.1	DMA channel operation	52
	6.2	•	
	6.3		
	6.4	<u> </u>	
	6.5		55
	6.6		
	6.7		
	6.8	_	
	6.9	•	57
	6.10		57
	6.11		58
	6.12		58
	6.13		
	6.14	<u> </u>	
7		JART	
•	7.1		65
	7.2		
	7.2	·	
	7.3		66
	7.4	·	67
	7.4	.4.1 RX FIFO DMA Operation	67
	7.4	·	67
	7.5	Flushing the UART FIFOs	
	7.6	Hardware Flow Control	68



	7.7 UA	NRT Registers	68
8	Real-T	ime Clock (RTC)	76
	8.1 Ov	erview	76
	8.2 RT	C Alarm Functions	77
	8.2.1	Time-of-Day Alarm	78
	8.2.2	Sub-Second Alarm	
		C Register Access	
		-	
	8.3.1 8.3.2	RTC Register Write ProtectionRTC Register Read Protection	
	8.3.3	RTC Count Register Access	
	8.3.4	RTC Alarm Register Access	
	8.3.5	RTC Trim Register Access	
	8.3.6	RTC Oscillator Control Register Access	
	8.4 RT	C Output Pin	
	8.5 RT	C Calibration	79
	8.6 RT	C Registers	80
	8.6.1	RTC Register Details	80
9		dog Timer (WDT)	
	9.1 Fe	atures	0.1
		age	
		errupt and Reset Period Timeout Configuration	
		abling the Watchdog Timerabling the Watchdog Timer	
	9.4.1 <b>9.5</b> Dis	Enable sequencesabling the Watchdog Timer	
	9.5.1	Manual Disable	
	9.5.2	Automatic Disable	
	9.6 Re	setting the Watchdog Timer	
	9.6.1	Reset Sequence	
		tection of a Watchdog Reset Event	
	9.8 Wa	atchdog Timer Registers	87
10	) 12C Ma	aster/Slave Serial Communications Peripherals	89
	10.1	I <sup>2</sup> C Master/Slave Features	89
		I <sup>2</sup> C Bus Speeds	
		I <sup>2</sup> C Transfer Protocol Operation	
	10.4	START and STOP Conditions	90
	10.5	I <sup>2</sup> C Master/Slave Overview	90
	10.6	Slave Addressing	
	10.7	Acknowledge and Not Acknowledge	91
	10.8	Bit Transfer Process	
	10.9	SCL and SDA Bus Drivers	92
	10.9.1	I <sup>2</sup> C Interrupt Sources	92
	10.9.2	8	
	10.9.3		
	10.9.4		
	10.10	Clock Stretching	
		I <sup>2</sup> C Addressing	
		I <sup>2</sup> C Addressing	
	10.13	I C IA III O and NA III O Management,	



:	10.14	Interactive Receive Mode	
	10.15	I <sup>2</sup> C DMA Control	
	10.16	I <sup>2</sup> C Master Mode Transmit Operation	
	10.17	I <sup>2</sup> C Master Mode Transmit Bus Arbitration	
	10.18	SCL Clock Generation	
	10.19 10.20	Master Mode Receiver Operation	
	10.20	l <sup>2</sup> C Registers	
		-	
		Peripheral Interface (SPI)	
	11.1	SPI Port 0	
	11.2	Configuration	110
	11.2.1	FIFOs	
	11.2.2	Interrupts and Wakeups	
	11.3	Timing Diagrams	112
	11.3.1	SPI Mode 0	113
	11.3.2	SPI Mode 1	113
	11.3.3	SPI Mode 2	
	11.3.4	SPI Mode 3	
	11.4	SPI Master Registers	115
12	SPIMS	S	124
:	12.1	Overview	124
	12.1.1	Features	124
	12.2	Operation	
:	12.3	SPI Signals	
	12.3.1	Master-In, Slave-Out	126
	12.3.2	•	
	12.3.3	Serial Clock	126
	12.3.4	Slave Select	127
:	12.4	SPI Clock Phase and Polarity Control	127
	12.4.1	Transfer Format (SPIMSSn_CTRL.phase = "0")	
	12.4.2	• • • • • • • • • • • • • • • • • • • •	
	12.5	Data Movement	_
	12.6	Configuration for Master, Slave and Multi-Master Modes	
	12.6.1	Single Master Operation	130
	12.6.2	·	
	12.7	Slave Operation	
	12.8	I2S (Inter-IC Sound) Mode	131
	12.8.1	Mute	131
	12.8.2		
	12.8.3		
	12.8.4	•	
	12.9	Error Detection	133
	12.9.1	Transmit Overrun	
	12.9.2	·	
	12.9.3		
	12.9.4 12. <b>10</b>	Receive Overrun	
	12.10.	l Data Interrupt	133



12.10.	2 Forced Interrupt	134
12.10.	3 Error Condition Interrupt	
12.10.	4 Bit Rate Generator Time-out Interrupt	
12.11	SPI Bit Rate Generator	134
12.11.1	Slave Mode	134
	2 Master Mode	
12.11.3	3 Timer Mode	134
12.12	SPIMSS Registers	135
12.13	SPIMSS Register Details	135






# 1 Overview

The MAX32660 is an ultra-low power, cost effective highly integrated microcontroller designed for battery-powered devices and wireless sensors. It combines a flexible and versatile power management unit with the powerful ARM® Cortex®-M4 processor with Floating Point Unit (FPU). The device enables designs with complex sensor processing without compromising battery life. It also offers legacy designs an easy and cost optimal upgrade path from 8 or 16-bit microcontrollers. The device integrates up to 256KB of flash memory and 96KB of SRAM to accommodate application and sensor code.

The device features four powerful and flexible power modes. It can operate from a single supply battery voltage, or a dual supply typically provided by a PMIC. The I<sup>2</sup>C port supports standard, fast, fast-plus and high-speed modes operating up to 3400Kbps. The SPI ports can run up to 48MHz in both master and slave mode, and the UARTs can run up to 4Mbps. Three general-purpose 32-bit timers, a watchdog timer, and a real-time clock are also provided. An I<sup>2</sup>S interface provides audio streaming to a codec.

Figure 1-1: MAX32660 High Level Block Diagram





# 2 Memory, Register Mapping, and Access

# 2.1 Overview

The ARM Cortex-M4 architecture defines a standard memory space for unified code and data access. This memory space is addressed in units of single bytes but is most typically accessed in 32-bit (4 byte) units. It may also be accessed, depending on the implementation, in 8-bit (1 byte) or 16-bit (2 byte) widths. The total range of the memory space is 32-bits in width (4GB addressable total), from addresses 0x0000 0000 to 0xFFFF FFFF.

It is important to note, however, that the architectural definition does not require the entire 4GB memory range to be populated with addressable memory instances.






Figure 2-1: Code Memory Mapping



Figure 2-2: Data Memory Map





# 2.2 Standard Memory Regions

Many standard memory regions are defined for the ARM Cortex-M4 architecture; the use of many of these is optional for the system integrator. At a minimum, the MAX32660, a Cortex-M4-based device, must contain some code and data memory for application code and variable/stack use, as well as certain components which are part of the instantiated core.

# 2.2.1 Code Space

The code space area of memory is designed to contain the primary memory used for code execution by the device. This memory area is defined from byte address range 0x0000 0000 to 0x1FFF FFFF (0.5GB maximum). Two different standard core bus masters are used by the Cortex-M4 core and ARM debugger to access this memory area. The I-Code AHB bus master is used for instruction decode fetching from code memory, while the D-Code AHB bus master is used for data fetches from code memory. This is arranged so that data fetches avoid interfering with instruction execution.



On the MAX32660, the code space memory area contains the main internal flash memory, which holds most of the instruction code that will be executed on the device. The internal flash memory is mapped into both code and data space from 0x0000 0000 to 0x0003 FFFF. This program memory area must also contain the default system vector table and the initial settings for all system exception handlers and interrupt handlers. The reset vector for the device is 0x0000 0000.

The code space memory on the MAX32660 also contains the mapping for the flash information block, from 0x0004 0000 to 0x0004 1FFF. However, this mapping is generally only present during production test; it is disabled once the information block has been loaded with valid data and the info block lockout option has been set. This memory is accessible for data reads only and cannot be used for code execution.

# 2.2.2 SRAM Space

The SRAM area of memory is intended to contain the primary SRAM data memory of the device and is defined from byte address range 0x2000 0000 to 0x3FFF FFFF (0.5GB maximum). This memory can be used for general purpose variable and data storage, code execution, and the ARM Cortex-M4 stack.

On the MAX32660, this memory area contains the main system SRAM 96KB, which is mapped from 0x2000 0000 to 0x2001 7FFF.

The entirety of the SRAM memory space on the MAX32660 is contained within the dedicated ARM Cortex-M4 SRAM bit-banding region from 0x2000 0000 to 0x200F FFFF (1MB maximum for bit-banding). This means that the CPU can access the entire SRAM either using standard byte/word/doubleword access or using bit-banding operations. The bit-banding mechanism allows any single bit of any given SRAM byte address location to be set, cleared, or read individually by reading from or writing to a corresponding doubleword (32-bit wide) location in the bit-banding alias area.

The alias area for the SRAM bit-banding is located beginning at 0x2200 0000 and is a total of 32MB maximum, which allows the entire 1MB bit banding area to be accessed. Each 32-bit (4 byte aligned) address location in the bit-banding alias area translates into a single bit access (read or write) in the bit-banding primary area. Reading from the location performs a single bit read, while writing either a 1 or 0 to the location performs a single bit set or clear

Note: The ARM Cortex-M4 core translates the access in the bit-banding alias area into the appropriate read cycle (for a single bit read) or a read-modify- write cycle (for a single bit set or clear) of the bit-banding primary area. This means that bit-banding is a core function (i.e., not a function of the SRAM memory interface layer or the AHB bus layer), and thus is only applicable to accesses generated by the core itself. Reads/writes to the bit-banding alias area by other (non-ARM-core) bus masters such as the Standard DMA AHB bus master will not trigger a bit-banding operation and will instead result in an AHB bus error.

The SRAM area on the MAX32660 can be used to contain executable code. Code stored in the SRAM is accessed directly for execution (using the system bus) and is not cached. The SRAM is also where the ARM Cortex-M4 stack must be located, as it is the only general-purpose SRAM memory on the device. A valid stack location inside the SRAM must be set by the system exception table (which is, by default, stored at the beginning of the internal flash memory). The MAX32660 specific AHB Bus Masters can also access the SRAM to use as general storage or working space.

# 2.2.3 Peripheral Space

The peripheral space area of memory is intended for mapping of control registers, internal buffers/working space, and other features needed for the firmware control of non-core peripherals. It is defined from byte address range 0x4000 0000 to 0x5FFF FFFF (0.5GB maximum). On the MAX32660, all device-specific module registers are mapped to this memory area, as well as any local memory buffers or FIFOs which are required by modules.

As with the SRAM region, there is a dedicated 1MB area at the bottom of this memory region (from 0x4000 0000 to 0x400F FFFF) that is used for bit-banding operations by the ARM core. Four-byte-aligned read/write operations in the



peripheral bit-banding alias area (32MB in length, from 0x4200 0000 to 0x43FF FFFF) are translated by the core into read/mask/shift or read/modify/write operation sequences to the appropriate byte location in the bit-banding area.

Note: The bit-banding operation within peripheral memory space is, like bit-banding function in SRAM space, a core remapping function. As such, it is only applicable to operations performed directly by the ARM core. If another memory bus master (such as the Standard DMA AHB master) accesses the peripheral bit-banding alias region, the bit-banding remapping operation will not take place. In this case, the bit-banding alias region will appear to be a non-implemented memory area (causing an AHB bus error).

On the MAX32660, access to the region that contains most peripheral registers (0x4000 0000 to 0x400F FFFF) goes from the AHB bus through an AHB-to-APB bridge. This allows the peripheral modules to operate on the slower, easier to handle APB bus matrix. This also ensures that peripherals with slower response times do not tie up bandwidth on the AHB bus, which must necessarily have a faster response time since it handles main application instruction and data fetching.

Note: The APB bus supports 32-bit width access only. All access to the APB peripheral register area (0x4000 0000 to 0x400F FFFF) must be 32-bit width only with 32-bit (4 byte) alignment. Access using 8-bit or 16-bit width to this memory region is not supported and will result in an AHB memory fault exception (returned by the AHB-to-APB bridge interface).

# 2.2.4 External RAM Space

The external RAM space area of memory is intended for use in mapping off-chip external memory and is defined from byte address range 0x6000 0000 to 0x9FFF FFFF (1GB maximum). The MAX32660 does not implement this memory area.

# 2.2.5 External Device Space

The external device space area of memory is intended for use in mapping off-chip device control functions onto the AHB bus. This memory space is defined from byte address range 0xA000 0000 to 0xDFFF FFFF (1GB maximum). The MAX32660 does not implement this memory area.

# 2.2.6 System Area (Private Peripheral Bus)

The system area (private peripheral bus) memory space contains register areas for functions that are only accessible by the ARM core itself (and the ARM debugger, in certain instances). It is defined from byte address range 0xE000 0000 to 0xE00F FFFF. This APB bus is restricted and can only be accessed by the ARM core and core-internal functions. It cannot be accessed by other modules which implement AHB memory masters, such as the Standard DMA.

In addition to being restricted to the core, application code is only allowed to access this area when running in the privileged execution mode (as opposed to the standard user thread execution mode). This helps ensure that critical system settings controlled in this area are not altered inadvertently or by errant code that should not have access to this area.

Core functions controlled by registers mapped to this area include the SysTick timer, debug and tracing functions, the NVIC (interrupt handler) controller, and the Flash Breakpoint controller.

# 2.2.7 System Area (Vendor Defined)

The system area (vendor defined) memory space is reserved for vendor (system integrator) specific functions that are not handled by another memory area. It is defined from byte address range 0xE010 0000 to 0xFFFF FFFF. The MAX32660 does not implement this memory region.



# 2.3 Device Memory Instances

This section details physical memory instances on the MAX32660 (including internal flash memory and SRAM instances) that are accessible as standalone memory regions using either the AHB or APB bus matrix. Memory areas which are only accessible via FIFO interfaces, or memory areas consisting of only a few registers for a peripheral, are not covered here.

# 2.3.1 Main Program Flash Memory

The main program flash memory is 256KB in size and consists of 32 logical pages of 8KB each.

# 2.3.2 Instruction Cache Memory

The internal flash memory instruction cache is 16KB in size and is used to cache instructions fetched using the I-Code bus. This includes instructions fetched from the internal flash memory. Note that the cache is used for instruction fetches only. Data fetches (including code literal values) from the internal flash memory do not use the instruction cache.

# 2.3.3 Information Block Flash Memory

The information block is a separate flash instance of 16KB. It is used to store trim settings (option configuration and analog trim) as well as other nonvolatile device-specific information intended for use by firmware.

# 2.3.4 System SRAM

The system SRAM is 96KB in size and can be used for general purpose data storage, the ARM system stack, USB data transfers (endpoints), and Standard DMA operations, as well as code execution if desired.

## 2.3.5 AHB Bus Matrix and AHB Bus Interfaces

This section details memory accessibility on the AHB bus matrix and the organization of AHB master and slave instances.

# 2.3.6 Core AHB Interface

#### 2.3.6.1 *I-Code*

This AHB master is used by the ARM core for instruction fetching from memory instances located in code space from byte addresses 0x0000 0000 to 0x1FFF FFFF. This bus master is used to fetch instructions from the internal flash memory. Instructions fetched by this bus master are returned by the instruction cache, which in turn triggers a cache line fill cycle to fetch instructions from the internal flash memory when a cache miss occurs.

## 2.3.6.2 D-Code

This AHB master is used by the ARM core for data fetches from memory instances located in code space from byte addresses 0x0000 0000 to 0x1FFF FFFF. This bus master has access to the internal flash memory, and the information block (if it has not been locked).



# 2.3.6.3 System

This AHB master is used by the ARM core for all instruction fetches and data read and write operations involving the SRAM. The APB mapped peripherals (through the AHB-to-APB bridge) and AHB mapped peripheral and memory areas are also accessed using this bus master.

### 2.3.7 AHB Master

#### 2.3.7.1 Standard DMA

The Standard DMA bus master has access to all off-core memory areas accessible by the System bus. It does not have access to the ARM Private Peripheral Bus area.

# 2.4 Peripheral Register Map

Table 2-1, below, contains the base address for each of the APB mapped peripherals. The base address for a given peripheral is the start of the register map for the peripheral. For a given peripheral, the address for a register within the peripheral is defined as the peripheral base address plus the registers offset.

Table 2-1: APB Peripheral Base Address Map


Peripheral	Peripheral Register Prefix	Base Address	End Address	
Global Control	Global Control GCR_		0x4000 03FF	
System Interface	SIR_	0x4000 0400	0x4000 07FF	
Function Control	FCR_	0x4000 0800	0x4000 0BFF	
Watchdog Timer 0	WDT0_	0x4000 3000	0x4000 33FF	
Real-Time Clock	RTC_	0x4000 6000	0x4000 63FF	
Power Sequencer	PWRSEQ_	0x4000 6800	0x4000 6BFF	
GPIO Port 0	GPIO0_	0x4000 8000	0x4000 8FFF	
Timer 0	TMR0_	0x4001 0000	0x4001 0FFF	
Timer 1	TMR1_	0x4001 1000	0x4001 1FFF	
Timer 2	TMR2_	0x4001 2000	0x4001 2FFF	
SPIMSS	SPIMSS_	0x4001 9000	0x4001 9FFF	
12C 0	I2CO_	0x4001 D000	0x4001 DFFF	
I2C 1	I2C1_	0x4001 E000	0x4001 EFFF	
Standard DMA	DMA_	0x4002 8000	0x4002 8FFF	
Flash Controller	FLC_	0x4002 9000	0x4002 93FF	
I-Cache Controller ICC_		0x4002 A000	0x4002 AFFF	
UART 0	UARTO_	0x4004 2000	0x4004 2FFF	
UART 1	UART1_	0x4004 3000	0x4004 3FFF	
SPI0	SPIO_	0x4004 6000	0x4004 6FFF	



# 3 System Clocks, Reset, and Power Management

The MAX32660 includes a **96MHz** internal oscillator, an 8kHz nano-ring oscillator and support for an external 32kHz crystal. *Figure 3-1, below,* shows a high-level diagram of the MAX32660 clock tree.

Figure 3-1: Clock Tree Diagram



The selected System Oscillator (SYSOSC) is the clock source for most internal blocks. Select SYSOSC from the following clock sources:

- 96MHz Internal High-Frequency Oscillator
- 8kHz Internal Ultra-Low Power Nano-Ring Oscillator
- 32.768kHz External Crystal Oscillator
  - Clock source for the Real-Time Clock (RTC)

The selected SYSOSC is the input to the system oscillator prescaler to generate the System Clock (SYSCLK). The system oscillator prescaler divides SYSOSC by a prescaler using the GCR\_CLK\_CTRL.psc field as shown in Equation 3-1.

Equation 3-1: System Clock Scaling

$$SYSCLK = \frac{SYSOSC}{2^{psc}}$$

GCR\_CLK\_CTRL.psc is selectable from 0 to 7, resulting in divisors of 1, 2, 4, 8, 16, 32, 64 or 128.

SYSCLK drives the ARM Cortex-M4 with FPU and is used to generate the following internal clocks as shown below:



- Advanced High-Performance Bus (AHB) Clock
  - ◆ HCLK = SYSCLK
- Advanced Peripheral Bus (APB) Clock,
  - $PCLK = \frac{SYSCLK}{2}$

There are additional internal clocks that are generated. These clocks are independent of SYSOSC and SYSCLK as follows:

• The RTC uses the 32.768kHz oscillator

All oscillators are reset to default at Power-On Reset and System Reset. Oscillator status is not reset at Soft Reset or Peripheral Reset.

# 3.1 Oscillator Sources and Clock Switching

Before using any oscillator, the oscillator must first be enabled by setting its corresponding enable bit in the System Clock Control Register, GCR\_CLK\_CTRL. Before setting any oscillator as SYSOSC, its corresponding oscillator ready bit in the GCR\_CLK\_CTRL register must first be checked.

Once the corresponding oscillator ready bit is set, the oscillator can then be selected as SYSOSC by configuring the Clock Source Select field (GCR\_CLK\_CTRL.clksel).

Any time firmware changes SYSOSC by changing *GCR\_CLK\_CTRL.clksel*, the Clock Ready bit *GCR\_CLK\_CTRL.clkrdy* is automatically cleared to indicate that a SYSOSC switchover is in progress. When switchover is complete, *GCR\_CLK\_CTRL.clkrdy* is automatically set.

Immediately before entering any low-power mode, enable the SYSOSC to be used in that low-power mode.

# 3.1.1 96MHz Internal Main High-Speed Oscillator

The MAX32660 is available with a 96MHz internal high-speed oscillator. This is the fastest oscillator and draws the most power.

The internal high-speed oscillator can be calibrated for greater accuracy using the external 32.768kHz oscillator as a reference.

This oscillator can optionally be automatically powered down when in DEEPSLEEP mode by setting register bit *GCR\_PMR.hircmmpd*.

This oscillator is enabled at powerup, POR, and System Reset.

# 3.1.2 32.768kHz External Crystal Oscillator

This is a very low power internal oscillator that can be selected as SYSOSC. This oscillator can optionally use a 32.768kHz input clock instead of an external crystal. The internal 32.768kHz clock is available as an output on GPIO 32KCAL.

This oscillator is the dedicated clock for the Real-Time Clock (RTC). If the RTC is enabled, the 32.768kHz external oscillator must be enabled, independent of the selection of SYSOSC.

When this oscillator is active, an RTC alarm can wake this device from SLEEP or DEEPSLEEP mode if the GCR\_PMR.rtcwk\_en is set to 1 and the RTC alarm is configured.

The 32.768kHz oscillator is disabled on powerup.



# 3.1.3 8kHz Ultra-Low Power Nano-Ring Internal Oscillator

An ultra-low power internal 8kHz nano-ring oscillator is available and can be set as the System Oscillator (SYSOSC). This oscillator is enabled at device powerup by hardware and cannot be disabled by application firmware.

# 3.2 System Oscillators Reset

On Power-On Reset (POR) and System Reset, all oscillator states are reset to their Reset default:

• The 96MHz, and 8kHz oscillators are enabled, while the 32.768kHz oscillator is disabled. Oscillator enables are not reset by a Soft Reset or Peripheral Reset.

# 3.3 Operating Modes

The MAX32660 supports four operating modes:

- ACTIVE
- SLEEP
- DEEPSLEEP
- BACKUP

ACTIVE is the highest performance operating mode. Any of the low power states can wake the device to ACTIVE mode from an enabled wakeup event. Wakeup events include any external or internal interrupt, RTC wakeup, and Watchdog Interrupt.

Each of the operating modes is described in detail in the following sections.

The ARM Cortex-M family of CPUs have two built-in low power modes, designated SLEEP and DEEPSLEEP. Implementation of these low-power modes are specific to the microcontroller's design. These modes are enabled using the System Control Register (SCR). Write register bit SCR. deepsleep to select the low power mode as shown in the pseudocode below.

```
SCR.sleepdeep = 0; // SLEEP mode enabled
SCR.sleepdeep = 1; // DEEPSLEEP mode enabled
```

Once enabled, the device enters the enabled low power mode when either a WFI (Wait For Interrupt) or WFE (Wait For Event) instruction is executed.

Immediately before entering any low-power mode, enable the SYSOSC to be used in that low-power mode. If DEEPSLEEP or BACKUP is to be entered, ensure that the selected SYSOSC is not automatically disabled in that low power mode. If the selected SYSOSC is disabled in that low power mode, it will be enabled upon returning to ACTIVE mode.

Refer to the ARM Cortex-M4 core reference for more information on SCR.

#### 3.3.1 ACTIVE Mode

This is the highest performance mode. All internal clocks, registers, memory, and peripherals are enabled. The CPU is running and executing application code. All oscillators are available.

Dynamic clocking allows firmware to selectively enable or disable clocks and power to individual peripherals, providing the optimal mix of high-performance and power conservation. Internal RAM that can be enabled, disabled, or placed in low-power RAM Retention Mode include data SRAM memory blocks, on-chip cache, and on-chip FIFOs.



#### 3.3.2 SLEEP Low Power Mode

This is a low power mode that suspends the CPU with a fast wakeup time to ACTIVE mode. It is like ACTIVE mode except the CPU clock is disabled, which temporarily prevents the CPU from executing code. All oscillators remain active if enabled and the RAM retains state.

The device returns to ACTIVE mode from any internal or external interrupt.

The following pseudocode places the device in SLEEP mode:

```
SCR.sleepdeep = 0; // SLEEP mode enabled
WFI (or WFE); // Enter the low power mode enabled by SCR.sleepdeep
```

#### 3.3.3 DEEPSLEEP Low Power Mode

In DEEPSLEEP mode, all internal clocks are gated off including the system clock. CPU state is retained in this mode.

Because the main bus clocks are disabled, all peripherals are inactive except for the RTC which has its own independent oscillator. Only the RTC or an external interrupt can return the device to ACTIVE mode. The Watchdog Timers are inactive in this mode.

All registers and RAM are retained. The GPIO pins retain their configured state in this mode.

The 96MHz oscillator can be powered off automatically when entering DEEPSLEEP. The 8Khz and 32.768kHz oscillators are available.

```
SCR.sleepdeep = 1; // DEEPSLEEP mode enabled
WFI (or WFE); // Enter DEEPSLEEP mode
```

#### 3.3.4 BACKUP Low Power Mode

This is the lowest power operating mode. All oscillators are disabled except for the 8kHz and the 32kHz oscillator. SYSOSC is gated off, so PCLK and HCLK are inactive. The CPU state is not retained.

Only the RTC operates in BACKUP mode if enabled. RAM retention can optionally be disabled when entering this mode resulting the RAM clearing on wakeup. RAM retention, if enabled, is maintained using VDRV.

The amount of RAM memory retained is dependent upon the:

- V<sub>DD</sub> is enabled
  - Up to 96KBytes of SRAM can be retained.

BACKUP mode supports the same wakeup sources as DEEPSLEEP mode.

To immediately enter BACKUP mode, write GCR\_PMR.mode = 0b100.

## 3.4 Shutdown State

The Shutdown State is not a low-power mode. It is intended to wipe all volatile memory from the device. In the Shutdown state, internal logic gates off all internal power. There is no data, register, or RAM retention in this mode. All wakeup sources, wakeup logic, and interrupts are disabled. The Always-on Domain (AoD) is disabled as well. The device only recovers through a Power-On Reset (POR) which re-initializes the device.



In security-related applications it might be necessary to completely disable the device if a breach or other security threat is detected. In this situation, clearing all memory including the AoD and RTC might be required.

To immediately put the device into Shutdown, write GCR\_PMR.mode = 0b111.

#### 3.5 Device Resets

Four device resets are available:

- Peripheral Reset
- Soft Reset
- System Reset
- Power-On Reset

On completion of any of the four reset cycles, all peripherals are reset, HCLK and PCLK are operational, the CPU core receives clocks and power, and the device enters ACTIVE mode. Program execution begins at the reset vector address.

Each peripheral in the MAX32660 can be reset individually by firmware using the GCR\_RSTO and GCR\_RST1 registers.

### 3.5.1 Peripheral Reset

This resets the all peripherals. The CPU retains its state. The GPIO, Watchdog Timers, RAM Retention, and General Control Registers (GCR), including the clock configuration, are unaffected.

Initiate a Peripheral Reset by setting GCR\_RSTO.periph\_rst to 1.

### 3.5.2 Soft Reset

This is the same as a Peripheral Reset except that it also resets the GPIO to its Power-On Reset state. All alternate functions are tri-stated.

Initiate a Soft Reset by setting GCR\_RSTO.srst to 1.

#### 3.5.3 System Reset

This is the same as Soft Reset except it also resets all GCR, resetting the clocks to their default state. The CPU state is reset as well as the watchdog timers. The AoD and RAM Retention are unaffected.

A watchdog timer reset event initiates a System Reset. To start a Peripheral Reset from firmware, set GCR\_RSTO.system = 1.

#### 3.5.4 Power-On Reset

A POR resets everything in the device to its default state, as if power had been cycled to the device. *Table 3-1* shows the effects of the four reset types and the five power modes supported by the MAX32660.

Table 3-1: Reset and Low Power Mode Effects

	Peripheral Reset	Soft Reset	System Reset	POR	ACTIVE Mode	SLEEP Mode	BACK- GROUND Mode	DEEP- SLEEP Mode	BACKUP Mode
GCR Reset	No	No	Reset	Reset	N/A	N/A	N/A	N/A	N/A



	Peripheral Reset	Soft Reset	System Reset	POR	ACTIVE Mode	SLEEP Mode	BACK- GROUND Mode	DEEP- SLEEP Mode	BACKUP Mode
8kHz Osc	On	On	On	On	On	On	On	On	On
96MHz Osc	-	-	On	On	Υ	Υ	Υ	Auto Off	Off
PCLK	On	On	On	On	On	On	On	Off	Off
HCLK	On	On	On	On	On	On	On	Off	Off
CPU Clock	On	On	On	On	On	Off	Off	Off	Off
VCORE	On	On	On	On	On	On	On	Off	Off
CPU State Retention	On	On	Reset	Reset	N/A	On	On	On	Off
RTC	Reset	Reset	Reset	Reset	Υ	Υ	Υ	Υ	Υ
Standard DMA	Reset	Reset	Reset	Reset	Υ	Υ	Off	Off	Off
Watchdog Timer	=	-	Reset	Reset	Υ	Υ	Υ	Off	Off
GPIO	-	Reset	Reset	Reset	Υ	Υ	Υ	Υ	Υ
Flash Controller, ICCO Cache	Reset	Reset	Reset	Reset	Υ	Υ	Off	Off	Off
Other Peripherals	Reset	Reset	Reset	Reset	Υ	Υ	Υ	Off	Off
External Reset Wakeup	-	-	-	-	-	Υ	Υ	Υ	Υ
GPIO Wakeup	-	-	-	-	-	Υ	Υ	Υ	Υ
RTC Wakeup	=	-	-	-	-	Υ	Υ	Υ	Υ
AoD	On	Υ	Υ	Υ	Υ	On	On	On	Auto Off
RAM Retention	Υ	Υ	Υ	Reset	Υ	Υ	Υ	Υ	Auto Off

Table key:

Y = Enabled, can be disabled by firmware

On = Enabled by hardware (Cannot be disabled)

Off = Disabled by hardware (Cannot be enabled)

Auto Off = Can either be left on, or automatically gated off when in this power mode.

- = No Effect

N/A = Not Applicable

Note: SLEEP, DEEPSLEEP, and BACKUP low-power modes wake-up directly to ACTIVE with no reset.

Note: The Always On Domain (AoD) includes the oscillator trim settings, RTC, RAM retention, and Low Power Wakeup Control Registers.

The AoD is only reset by a POR.

Note: RAM Retention applies to data SRAM, cache, and all FIFOs.

Note: Peripheral, Soft, and System Resets are initiated by firmware though the GCR\_RSTO register.

Note: A Watchdog Reset initiates a System Reset.

#### 3.6 **Instruction Cache Controller**

ICCO is the Instruction Cache Controller used for the internal Flash Memory. ICCO includes a line buffer, tag RAM and a 16KB 2-way set associative Data RAM.

#### **Enabling ICCO** 3.6.1

Perform the following steps to enable ICCO or ICC1.

- Set ICCO CACHE CTRL.enable to 1
- Read ICCO\_CACHE\_CTRL.ready until it returns 1



# 3.6.2 Disabling ICCO

Disable ICCO by setting ICCO\_CACHE\_CTRL.enable to 0.

# 3.6.3 Flushing the ICCO Cache

The System Configuration Register (*GCR\_SCON*) includes a field for flushing ICC0. Setting *GCR\_SCON.ccache\_flush* to 1 performs a flush of ICC0's 16KB Data Cache RAM and the tag RAM. Set the *ICCO\_INVALIDATE* register to 1 to invalidate the ICC0 cache and force a cache flush. Read the *ICCO\_CACHE\_CTRL.ready* field until it returns 1 to determine when the flush is completed.

# 3.7 Instruction Cache Controller Registers

Refer to Table 2-1: APB Peripheral Base Address Map for the ICCO Base Peripheral Address.

Table 3-2: Instruction Cache Controller Register Addresses and Descriptions

Offset	Register Name	Access	Description
[0x0000]	ICCO_CACHE_ID	RO	Cache ID Register
[0x0004]	ICCO_MEM_SIZE	R0	Cache Memory Size Register
[0x0100]	ICCO_CACHE_CTRL	R/W	Clock Control Register
[0x0700] ICCO_INVALIDATE		R/W	Power Management Register

Table 3-3: ICC Cache ID Register

ICC Cache	ID Register			ICCO_CACHE_ID [0x0000]		
Bits	Name	Access	Reset	Description		
31:16	-	RO	-	Reserved for Future Use Do not modify this field.		
15:10	cchid	RO	-	Cache ID Returns the Cache ID for this Cache instance.		
9:6	partnum	RO	-	Cache Part Number Returns the part number indicator for this Cache instance.		
5:0	relnum	RO	-	Cache Release Number Returns the release number for this Cache instance.		

Table 3-4: ICC Memory Size Register

ICC Memo	ory Size Register			ICCO_MEM_SIZE [0x0004]			
Bits	Name	Access	Reset	Description			
31:16	memsz	RO	-	Addressable Memory Size Indicates the size of addressable m 128KB units.	Indicates the size of addressable memory by this cache controller instance in		
15:0	cchsz	RO	-	Cache Size Returns the size of the cache RAM memory in 1KB units. 16: 16KB Cache RAM			



Table 3-5: ICC Cache Control Register

ICC Cache	Control Register	r		ICCO_CACHE_CTRL	ICCO_CACHE_CTRL [0x0100]			
Bits	Name	Access	Rese	et Description				
31:16	-	R/W	-	Reserved for Future Use Do not modify this field.				
16	ready	RO	-	(including a Power On Reset event) when the invalidate operation is concept to the control of th	This field is cleared by hardware anytime the cache as a whole is invalidated (including a Power On Reset event). Hardware automatically sets this field to 1 when the invalidate operation is complete and the cache is ready.  0: Cache Invalidate in process.  1: Cache is ready.  Note: While this field reads 0, the cache is bypassed and reads come directly from			
15:1	-	R/W	-	Reserved for Future Use Do not modify this field.				
0	enable	R/W	0	Enable Set this field to 1 to enable the cache. Setting this field to 0 automatically invalidates the cache contents. When this cache is disabled, reads are handled the line fill buffer.  0: Disable Cache 1: Enable Cache				

Table 3-6: ICC Invalidate Register

ICC Invalidate Register				ICC0_INVALIDATE	[0x0700]	
Bits	Name	Access	Rese	set Description		
31:0	-	WO	-	Invalidate Any write to this register of any val	ue invalidates the cache.	

# 3.8 RAM Memory Management

This device has many features for managing the on-chip RAM. The on-chip RAM includes data RAM, instruction and data caches, and peripheral FIFOs.

# 3.8.1 On-Chip Cache Management

This device has an instruction cache controller for code or data from the internal flash. The cache can be enabled, disabled, and zeroized and the cache clock can be disabled by placing it in Light Sleep.

Setting GCR\_SCON.iccO\_flush to 1 flushes the 16KB Cache Memory and the Tag RAM. .

#### 3.8.2 RAM Zeroization

The GCR Memory Zeroize Control Register, *GCR\_MEM\_ZC*, allows clearing memory for firmware or security reasons. Zeroization writes all zeros to memory.

The following RAM memories can be zeroized:



- Data RAM
  - Data RAM is segmented into seven blocks, from Data RAM 0 to Data RAM 6.
  - Each Data RAM block is zeroizable individually.
- Internal Flash cache

#### 3.8.3 RAM Low Power Modes

RAM can be placed in a low power mode, referred to as Light Sleep, using register *GCR\_MEM\_CTRL* "Memory Clock Control". Light Sleep gates off the clock to the RAM and makes the RAM unavailable for read/write operations. The RAM contents are retained during Light Sleep mode. Light Sleep is available for the internal Data RAM blocks as well as for the ICCO cache RAM. Turning off Light Sleep mode for a memory enables Read/Write to that memory range.

RAM can also be shut down for power savings using the register *PWRSEQ\_LPMEMSD* "RAM Shut Down Control". This conserves power by gating off the power and clock to the RAM. This invalidates the contents of the RAM and the RAM is not accessible until the RAM shutdown mode is disabled. When re-enabling a RAM from a shut down state, the RAM contents are cleared.

# 3.9 Global Control Registers (GCR)

Refer to the Peripheral Register Map section for the Global Control Register (GCR) Base Address.

The General Control Registers are only reset on a System Reset or Power-On Reset. A Soft Reset or Peripheral Reset does not affect these registers.

Table 3-7: Global Control Registers, Offsets and Descriptions

Register Name	Offset	Access	Description
GCR_SCON	[0x0000]	R/W	System Control Register
GCR_RSTO	[0x0004]	R/W	Reset Register 0
GCR_CLK_CTRL	[0x0008]	R/W	Clock Control Register
GCR_PMR	[0x000C]	R/W	Power Management Register
GCR_PCKDIV	[0x0018]	R/W	Peripheral Clocks Divisor
GCR_PERCKCNO	[0x0024]	R/W	Peripheral Clocks Disable 0
GCR_MEM_CTRL	[0x0028]	R/W	Memory Clock Control
GCR_MEM_ZCTRL	[0x002C]	R/W	Memory Zeroize Register
GCR_SYS_STAT	[0x0040]	RO	System Status Flags
GCR_RST1	[0x0044]	R/W	Reset Register 1
GCR_PCLK_DIS	[0x0048]	R/W	Peripheral Clocks Disable 1
GCR_EVTEN	[0x004C]	R/W	Event Enable Register
GCR_REV	[0x0050]	RO	Revision Register
GCR_SYS_IE	[0x0054]	R/W	System Status Interrupt Enable

Table 3-8: System Control Register

System Control Register				GCR_SCON	[0x0000]
Bits	Name	Access	Reset	Description	
31:15	-	RO	-	Reserved for Future Use Do not modify this field.	



System C	System Control Register			GCR_SCON	[0x0000]	
Bits	Name	Access	Reset	Description		
14	swd_dis	R/W	See Description	Serial Wire Debug Disable  0: JTAG SWD enabled.  1: JTAG SWD disabled.  Note: If the ARM ICE is unlocked (GCR_SYS_ST.icelock=0), the reset value for this bit is 0. If the ARM ICE is locked (GCR_SYS_ST.icelock=1), the reset value for this bit is 1 and is not writable.		
13:7	-	RO	-	Reserved for Future Use Do not modify this field.		
6	icc0_flush	R/W1O	0	Instruction Cache Controller Flush Write 1 to flush the internal Flash cache. This bit is cleared by hardware when the flush is complete.  0: Flush not in process. 1: Write 1 to flush the code cache.		
5	fpu_dis	R/W	0	Floating Point Unit (FPU) Disable Set this field to 1 to disable the Cortex-M4 Floating Point Unit.  0: FPU enabled. 1: FPU disabled.		
4	flash_page_flip	RO	0	1: FPU disabled.  Flash Page Flip Flag  Flips the bottom and top halves of the interal flash memory. This bit is controlled by hardware. Firmware should not change the state of this bit during normal operation. Any change to this bit flushes the instruction cache and the data cache  0: Physical layout matches logical layout  1: Top and Bottom halves flipped.		
3	-	R/W	-	Reserved for Future Use Do not modify this field.		
2:1	sys_bys_arb	R/W	1	System Bus Arbitration Architecture This field selects the architecture used for arbitration of the system bus. The default, sys_bus_arb=1, arbitration is round robin. Setting this field to 0 sets the arbitration to fixed-burst.  0b00: Round-Robin Arbitration 0b01: Fixed-Burst Arbitration 0x10: Reserved 0x11: Reserved		
0	-	RO	-	Reserved for Future Use Do not modify this field.		

Table 3-9: Reset O Register

Reset 0 Register				GCR_RSTO [0x0004]	
Bits	Name	Access	Reset	Description	
31	system	R/W10	0	System Reset This resets everything on the device except the AoD other registers, peripherals, the CPU core and the was cleared by hardware when the reset is complete.	•
				0: Reset complete.     1: Write 1 to perform a System Reset.  Refer to the Device Resets section for additional information.	



Reset 0 Register			GCR_RST0 [0x0004]				
Bits	Name	Access	Reset	Description			
30	prst	R/W10	0	Peripheral Reset Write 1 to perform a System Peripheral Reset. All peripherals are reset except for the GPIO and Watchdog Timer.  0: Reset complete.  1: Write 1 to perform the Peripheral reset.			
				Refer to the Device Resets section for additional info	rmation.		
29	srst	R/W10	0	Soft Reset Write 1 to perform a Soft Reset. A soft reset perform the GPIO peripheral. 0: Reset complete. 1: Write 1 to perform the Soft Reset.	ns a Peripheral Reset and also resets		
				Refer to the Device Resets section for additional info	rmation.		
28:18	1	RO	-	Reserved for Future Use Do not modify this field.			
17	rtc	R/W10	0	RTC Reset Write 1 to reset the peripheral. This field is cleared by hardware when the peripheral reset is complete.  0: Reset complete.  1: Write 1 to reset the Real-Time Clock.			
16	i2c0	R/W1O	0	I2C0 Reset Write 1 to reset the peripheral. This field is cleared by hardware when the peripheral is reset.  0: Reset complete. 1: Write 1 to reset the I <sup>2</sup> C0 peripheral.			
15	-	RO	0	Reserved for Future Use Do not modify this field.			
14	spi1	R/W10	0	SPI1 Reset Write 1 to reset the peripheral. This field is cleared b reset.  0: Reset complete. 1: Write 1 to reset the SPI1 peripheral.	y hardware when the peripheral is		
13	spi0	R/W10	0	SPIO Reset Write 1 to reset the peripheral. This field is cleared b reset.  0: Reset complete.  1: Write 1 to reset the SPIO peripheral.	y hardware when the peripheral is		
12	uart1	R/W10	0	UART1 Reset Write 1 to reset the peripheral. This field is cleared by hardware when the peripheral is reset.  0: Reset complete.			
11	uart0	R/W1O	0	1: Write 1 to reset the UART1 peripheral.  UART0 Reset  Write 1 to reset the peripheral. This field is cleared by hardware when the peripheral is reset.  0: Reset complete.  1: Write 1 to reset the UART0 peripheral.			
10:8	-	RO	0	Reserved for Future Use Do not modify this field.			



Reset 0 R	Reset 0 Register			GCR_RST0 [0x0004]			
Bits	Name	Access	Reset	Description			
7	timer2	R/W10	0	Timer2 Reset Write 1 to reset the peripheral. This field is cleared by hardware when the peripheral is reset.  0: Reset complete.  1: Write 1 to reset Timer 2 (TMR2).			
6	timer1	R/W10	0	Timer1 Reset Write 1 to reset the peripheral. This field is cleared by hardware when the peripheral is reset.  0: Reset complete. 1: Write 1 to reset Timer 1 (TMR1).			
5	timer0	R/W10	0	Timer0 Reset Write 1 to reset the peripheral. This field is cleared by hardware when the peripheral is reset.  0: Reset complete. 1: Write 1 to reset Timer 0 (TMR0).			
4:3	-	RO	0	Reserved for Future Use Do not modify this field.			
2	gpio0	R/W10	0	GPIO0 Reset Write 1 to reset the GPIO. This field is cleared by har 0: Reset complete. 1: Write 1 to reset the GPIO.	dware when the peripheral is reset.		
1	wdt0	R/W1O	0	1: Write 1 to reset the GPIO.  Watchdog Timer 0 Reset  Write 1 to reset Watchdog Timer 0 (WDT0). This field is cleared by hardware when the peripheral is reset.  0: Reset complete. 1: Write 1 to reset Watchdog Timer 0 (WDT0).			
0	dma	R/W10	0	Standard DMA Reset Write 1 to reset the peripheral. This field is cleared breset.  0: Reset complete. 1: Write 1 to reset the Standard DMA (DMA).	y hardware when the peripheral is		

Table 3-10: System Clock Control Register

System Clock Control Register				GCR_CLK_CTRL	[0x0008]
Bits	Name	Access	Reset	Description	
31:30	-	RO	0b11	Reserved for Future Use Do not modify this field.	
29	lirc8k_rdy	RO	0	8kHz Internal Oscillator Ready Status 0: Not ready or not enabled. 1: Oscillator ready to use.	
28:27	-	RO	0	Reserved for Future Use Do not modify this field.	
26	hirc_rdy	RO	1	96MHz Internal Oscillator Ready Status On POR or System Reset this field reads : 0: Oscillator ready. 1: Oscillator not ready.	1 until the oscillator is ready.



System C	lock Control Reg	gister		GCR_CLK_CTRL	[8000x0]
Bits	Name	Access	Reset	Description	
25	x32k_rdy	RO	0	32.768kHz External Oscillator Ready Status On POR or System Reset this field reads 1 until the oscillator is ready. 0: Oscillator ready. 1: Oscillator not ready.	
24:19	-	RO	-	Reserved for Future Use Do not modify this field.	
18	hirc_en	R/W	1	96MHz Internal Oscillator Enable Write 0 to disable the internal 96MHz os 0: Disabled 1: Enabled	cillator.
17	x32k_en	R/W	0	32.768kHz External Oscillator Enable Write 1 to enable the 32kHz external oscillator. Read the x32k_rdy field to determine when the oscillator is ready for use after setting this field to 1.  0: Disabled 1: Enabled	
16:14	-	RO	-	Reserved for Future Use Do not modify this field.	
13	clkrdy	R/W	0	SYSOSC Select Ready When the System Oscillator Source is changed, this field reads 0 until the new clock source is ready. This field is set to 1 by hardware when the new clock source is ready and active.  0: The System Oscillator is not ready for use. 1: The System Oscillator, selected with clksel, is ready for operation.	
12	-	RO	-	Reserved for Future Use Do not modify this field.	
11:9	clksel	R/W	0	System Oscillator Source Select Selects the system oscillator (SYSOSC) source used to generate the system clock (SYSCLK). Modifying this field immediately clears the <i>clkrdy</i> field.  0: 40MHz Low Power Internal Oscillator.  1: Reserved for Future Use 2: Reserved for Future Use 3: 8kHz Low-Frequency Internal Oscillator 4: 96MHz High-Frequency Internal Oscillator 5: 7.3728MHz High-Frequency Internal Oscillator 6: 32.768kHz External Oscillator 7: Reserved for Future Use	
8:6	psc	R/W	0	System Oscillator Prescaler Sets the divider for generating the System Clock (SYSCLK) from the selected System Oscillator (SYSOSC) as shown in the following equation: $f_{SYSCLK} = \frac{f_{SYSOSC}}{2^{psc}}$	
5:0	-	R/W	0b01000	Reserved for Future Use Do not modify this field.	



Table 3-11: Power Management Register

Power Management Register		ter		GCR_PMR	[0x000C]
Bits	Name	Access	Reset	Description	
31:16	-	RO	0	Reserved for Future Use Do not modify this field.	
15	hircmmpd	R/W	0	96MHz DEEPSLEEP Auto Off When set, the 96MHz High Frequency Internal oscillator is automatically powered off when in DEEPSLEEP mode. This field must be set to 1 prior to entering DEEPSLEEP mode for the MAX32660 family of parts.  1: 96MHz Oscillator is active in DEEPSLEEP mode.  Note: This field must be set to 1 prior to entering DEEPSLEEP mode for the MAX32660	
				family of parts. If this field is not set to 1, the dev	,
14:6	-	R/W	0	Reserved for Future Use Do not modify this field.	
5	rtcwk_en	R/W	0	RTC Alarm Wakeup Enable When this field is set to 1, If the RTC is configure RTC wakeup event causes the MAX32660 to exit directly to ACTIVE mode.  0: Wakeup from RTC disabled, regardless of th	all low power modes and transition
4	gpiowk_en	R/W	0	1: Wakeup from RTC alarm enabled.  GPIO Wakeup Enable  When enabled, activity on any GPIO pin configured for wakeup causes an exit from SLEEP and DEEPSLEEP low power modes and transitions directly to ACTIVE mode.  0: Wakeup from GPIO disabled.  1: Wakeup from GPIO enabled.	
3	-	RO	0	Reserved for Future Use Do not modify this field.	
2:0	mode	R/W	0	Operating Mode Configures the current operating mode for the d 0b000: ACTIVE mode 0b100: BACKUP Low Power Mode 0b011: Shutdown Mode  All other values are Reserved for Future Use.	evice.

Table 3-12: Peripheral Clock Divisor Register

Peripheral Clocks Divisor Register				GCR_PCKDIV	[0x0018]
Bits	Name	Access	Reset	Description	
31:2	-	R/W	0	Reserved for Future Use Do not modify this field.	
1:0	aoncd	R/W	0	Always-on Domain (AoD) Clock Divisor  0: PCLK/4  1: PCLK/8  2: PCLK/16  3: PCLK/32	



Table 3-13: Peripheral Clock Disable 0 Register

Periphera	l Clocks Disab	ole 0 Registe	er	GCR_PERCKCN0	[0x0024]
Bits	Name	Access	Reset	Description	
31:29	-	R/W	0	Reserved for Future Use Do not modify this field.	
28	i2c1d	R/W	0	I2C1 Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	
27:18	-	R/W	0	Reserved for Future Use Do not modify this field.	
17	timer2d	R/W	0	Timer2 Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	
16	timer1d	R/W	0	Timer1 Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	
15	timer0d	R/W	0	Timer0 Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	
14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13	i2c0d	R/W	0	I2C0 Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	
12:11	-	RO	-	Reserved for Future Use Do not modify this field.	
10	uart1d	R/W	0	UART1 Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	
9	uart0d	R/W	0	UARTO Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	
8	-	R/W	0	Reserved for Future Use Do not modify this field.	
7	spi1d	R/W	0	SPI1 Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	
6	spi0d	R/W	0	SPIO Clock Disable Write 1 to disable, set to 0 to enable. 0: Peripheral Enabled 1: Peripheral Disabled	



Peripheral Clocks Disable 0 Register		r	GCR_PERCKCNO [0x0024]		
Bits	Name	Access	Reset	Description	
5	dmad	R/W	0	Standard DMA Clock Disable Write 1 to disable, set to 0 to enable.  0: Peripheral Enabled	
				1: Peripheral Disabled	
4:1	-	R/W	0	Reserved for Future Use Do not modify this field.	
0	gpio0d	R/W	0	GPIOO Port and Pad Logic Clock Disable Write 1 to disable, set to 0 to enable. Disabling the GPIO Port and Pad Logic gates off clock from the GPIO Port and the individual GPIO pads.	
				0: Peripheral Enabled 1: Peripheral Disabled	

Table 3-14: Memory Clock Control Register

Memory	Clock Control			GCR_MEM_CTRL	[0x0028]	
Bits	Name	Access	Reset	Description		
31:13	-	R/W	0	Reserved for Future Use Do not modify this field.		
12	12 icache_ls R/W 0			ICCO Cache RAM Light Sleep Enable Set this field to 1 to enable Light Sleep mode for t RAM. In Light Sleep mode, the Cache RAM conter Memory cannot be read.  0: ICCO Cache RAM is Active. 1: ICCO Cache RAM is in Light Sleep mode.		
				Note: Any reset event that results in a Cache RAN regardless of the state of this field.	1 reset will reset the Cache RAM	
11	sysram3_ls		0	O System RAM 3 Data Retention Enable Set this field to 1 to enable Light Sleep mode for System RAM 3 (0x2001 0000 - 0x2001 7FFF). In Light Sleep mode, the System RAM contents retained but the Data Memory cannot be read.		
				0: System RAM 3 is Active. 1: System RAM 3 is in Light Sleep mode.		
				Note: Any reset event that results in RAM reset w state of this field.  Note: To put RAM in a shutdown mode that remo reset the RAM contents, use the register PWRSEQ Shut Down Control".	ves all power from the RAM and	
10	sysram2_ls		0	System RAM 2 Data Retention Enable Set this field to 1 to enable light sleep mode for S (0x2000 8000 - 0x2000 FFFF). In Light Sleep mode retained but the Data Memory cannot be read.	•	
				0: System RAM 2 is Active. 1: System RAM 2 is in Light Sleep mode.		
				Note: Any reset event that results in RAM reset w state of this field.  Note: To put RAM in a shutdown mode that remo reset the RAM contents, use the register PWRSEQ Shut Down Control".	ves all power from the RAM and	



Bits 9	Name		1		I_CTRL	[0x0028]		
0		Access	cess Reset Description					
9	sysram1_ls		0	System RAM 1 Data Retention Enable Set this field to 1 to enable Data Retention for System RAM 1 (0x2000 4000 - 0x2000 7FFF). In Light Sleep mode, the System RAM contents are retained but the Data Memory cannot be read.				
				0: System RAM 1 is Active. 1: System RAM 1 is in Light Sleep mode.				
				state of this field. Note: To put RAM	I in a shutdown mode tha ntents, use the register P\	eset will reset the RAM regardless of the t removes all power from the RAM and VRSEQ_LPMEMSD "Low Power Mode RAM		
8	sysram0_ls		0	System RAM 0 Data Retention Enable Set this field to 1 to enable Data Retention for System RAM 0 (0x2000 0000 - 0x2000 3FFF). In Light Sleep mode, the System RAM contents are retained but the Data Memory cannot be read.  0: System RAM 0 is Active. 1: System RAM 0 is in Light Sleep mode.  Note: Any reset event that results in RAM reset will reset the RAM regardless of the state of this field.  Note: To put RAM in a shutdown mode that removes all power from the RAM and reset the RAM contents, use the register PWRSEQ_LPMEMSD "Low Power Mode RAM Shut Down Control".				
7:3	-	R/W	0	Reserved for Futu Do not modify thi				
2:0	fws	R/W	5	Program Flash W Number of wait-s		) for internal flash read access.		
				fws	# of Flash Wait States	Notes		
				7	7			
				6	6			
				5	5			
		4 4						
				3	3			
				2	2	Minimum value for f <sub>SYSCLK</sub> =96MHz		
				1 1 Minimum value for fsysclk=48MHz Minimum value for fsysclk=24MHz				
				0	Invalid	Invalid setting, do not use.		

Table 3-15: Memory Zeroization Control Register

Memory	Memory Zeroization Control Register			GCR_MEM_ZCTRL	[0x002C]
Bits	Name	Access	Reset	Description	
31:2	-	RO	0	Reserved for Future Use Do not modify this field.	



Memory Zeroization Control Register			GCR_MEM_ZCTRL [0x002C]				
Bits	Name	Access	Reset	Reset Description			
1	icache_zero	R/W10	0	Internal Cache Data and Tag RAM Zeroization Write 1 to clear the Internal Cache Controller's 16KB data cache and the associated Tag RAM. The bit is set to 0 by hardware when the operation is complete.  0: Operation complete 1: Zeroize memory			
0	sram_zero	R/W10	0	System Data RAM Zeroization Write 1 to clear the contents of the Internal D 0 by hardware when the operation is complete 0: Operation complete 1: Zeroize memory	, 0		

# Table 3-16: System Status Flag Register

System Status Flag Register			GCR_SYS_STAT	[0x0040]	
Bits	Name	Access	Reset	eset Description	
31:1	-	RO	0	Reserved for Future Use Do not modify this field.	
0	icelock	RO	0	ARM ICE Lock Status Flag  0: ARM ICE is unlocked and JTAG debug may be e  1: ARM ICE is locked (disabled), JTAG SWD is disa read-only.	S

# Table 3-17: Reset Register 1

Reset Reg	Reset Register 1			GCR_RST1	[0x0044]
Bits	Name	Access	Reset	Description	
31:1	-	R/W10	0	Reserved for Future Use Do not modify this field.	
0	i2c1	R/W10	0	I2C1 Reset Write 1 to reset the peripheral state and reset the this field will read 0.	peripheral registers. When complete

# Table 3-18: Peripheral Clock Disable Register 1

Periphera	Peripheral Clock Disable Register 1			GCR_PCLK_DIS	[0x0048]
Bits	Name	Access	Reset	Description	
31:4	-	R/W	0	Reserved for Future Use Do not modify this field.	
3	flcd	R/W	0	0 Flash Controller Disable Write 1 to disable the clock to the Flash Controller.	
				0: Flash Controller Clock Enabled 1: Flash Controller Clock Disabled.	
2:0	1	R/W	0	Reserved for Future Use Do not modify this field.	



Table 3-19: Event Enable Register

Event En	Event Enable Register			GCR_EVTEN	[0x004C]
Bits	Name	Access	Reset	Description	
31:2	-	RO	-	Reserved for Future Use Do not modify this field.	
1	rx_evt	R/W	0	RX Event Enabled Set this field to 1 to enable generation of an RXEV event to wake the CPU from a Wait for Event (WFE) sleep state.  0: RX Event is disable.  1: RX Event is enabled.	
0	dmaevent	R/W	0	DMA CTZ Event Wake-Up Enable  When set, when a DMA block transfer is completed and the DMA counter  DMAn_CNT.cnt = 0, a CTZ DMA event occurs which generates an RXEV to wake-up th device from a low power mode entered with a WFE instruction.	

Table 3-20: Revision Register

Revision I	Revision Register			GCR_REV	[0x0050]
Bits	Name	Access	Reset	Description	
31:16	-	RO	-	Reserved for Future Use Do not modify this field.	
15:0	revision	RO	N/A	Maxim Integrated Chip Revision This field reads the chip revision id (A1), ascii encoded. Revision 'A1': 0x4131	

Table 3-21: System Status Interrupt Enable Register

System St	System Status Interrupt Enable			GCR_SYS_IE	[0x0054]
Bits	Name	Access	Reset	Reset Description	
31:1	-	RO	-	Reserved for Future Use Do not modify this field.	
0	iceulie	R/W	0	ARM ICE Unlocked Interrupt Enable Set this bit to enable a PWRSEQ IRQ if the ARM IC 0: Interrupt disabled 1: Interrupt enabled	E is unlocked.

#### **System Initialization Registers** 3.10

Refer to the *Peripheral Register Map* section for the System Initialization Register (SIR) Base Address.

Table 3-22: System Initialization Registers, Offsets and Descriptions

Register Name	Offset	Access	Description
SIR_STAT	[0x0000]	RO	System Initialization Status Register
SIR_ADDR_ER	[0x0004]	RO	System Initialization Address Error Register



Table 3-23: Function Control Register 0

System In	nitialization Statu	ıs Register		SIR_STAT	[0x0000]	
Bits	Name	Access	Reset	Description		
31:2	-	RO	-	Reserved for Future Use Do Not Modify		
1	cfg_err	RO	See Description	Configuration Error Flag This field is set by hardware during reset if an error in the device configuration is detected.		
				0: Filter disabled 1: Filter enabled		
0	cfg_valid	RO	See Description	Configuration Valid Flag This field is set to 1 by hardware during reset if the device configuration is valid.		
				0: Configuration Invalid 1: Configuration Valid		

Table 3-24: System Initialization Address Error Register

System In	nitialization Statu	s Register		SIR_ADDR_ER	[0x0000]	
Bits	Name	Access	Reset	Reset Description		
31:0	addr	RO		Configuration Error Address If the SIR_STAT.cfg_err field is set to 1. The v the configuration failure in the information b	-	

#### **Function Control Registers** 3.11

Refer to the *Peripheral Register Map* section for the Function Control Register (FCR) Base Address.

Table 3-25: Function Control Registers, Offsets and Descriptions

Register Name	Offset	Access	Description
FCR_REGO	[0x0000]	R/W	Function Control Register 0

Table 3-26: Function Control Register 0

Function	Control Register 0			FCR_REG0	[0x0000]
Bits	Name A		Reset Description		
31:24	-	RO	-	Reserved for Future Use Do Not Modify	
23	i2c1_scl_filter_en	R/W	0	12C1 SCL Filter Enable 0: Filter disabled 1: Filter enabled	
22	i2c1_sda_filter_en	R/W	0	12C1 SDA Filter Enable 0: Filter disabled 1: Filter enabled	
21	i2c0_scl_filter_en	R/W	0	12C0 SCL Filter Enable 0: Filter disabled 1: Filter enabled	
20	i2c0_sda_filter_en	R/W	0	12C0 SDA Filter Enable 0: Filter disabled 1: Filter enabled	



Function	Control Register 0			FCR_REG0	[0x0000]
Bits	Name	Access	Reset Description		
19:0	-	R/W	-	Reserved for Future Use Do Not Modify	

# 3.12 Power Supply Monitoring

MAX32660 has a power monitor that monitors the external supply voltages during operation. The following power supplies are monitored:

- VCORE (VCORE) Supply Voltage, CPU Core
- V<sub>DD</sub> (VDD) Supply Voltage

Each of these supplies has a dedicated power monitor setting in the Power Sequencer Low Power Voltage Control Register, PWRSEQ\_LP\_CTRL. When the corresponding power monitor is enabled, the input voltage pin is constantly monitored. If the voltage drops below the trigger threshold, all registers and peripherals in that power domain are reset. This improves reliability and safety by guarding against a low voltage condition corrupting the contents of the registers and the device state. Disabling a power monitor risks data corruption of internal registers and corruption of the device state should the input voltage drop below the safe minimum value.

V<sub>CORE</sub> has a power fail monitor. When enabled, if the power supply drops below the power fail reset voltage the entire device goes into a Power-On Reset.

Refer to the MAX32660 datasheet for the trigger threshold value and power fail reset voltage. When the power supply monitor is tripped, a Power Fail Warning Interrupt is triggered.

# 3.13 Power Sequencer Registers

Refer to the Peripheral Register Map section for the Power Sequencer Register (PWRSEQ) Base Address.

Table 3-27: Power Sequencer Low Power Control Registers, Offsets, Access and Descriptions

Register Name	Offset	Access	Reset	Description	
PWRSEQ_LP_CTRL	[0x0000]	R/W	POR Low Power Voltage Control Register		
PWRSEQ_LP_	[0x0004]	R/W	POR	POR Low Power Mode Wakeup Flags for GPIO0	
PWRSEQ_LPWK_EN	[0x0008]	R/W	POR	GPIO0 Wakeup Enable	
PWRSEQ_LPMEMSD	[0x0040]	R/W	POR	RAM Shut Down Control	

Table 3-28: Low Power Voltage Control Register

Low Power Voltage Control Register				PWRSEQ_LP_CTRL [0x0000]		
Bits	Name	Access	Reset	Description		
31:26	-	R/W	0	Reserved for Future Use Do not modify this field.		
25	vddio_por_dis	R/W	0	0 V <sub>DDIO</sub> Power-On-Reset Monitor Disable Set this field to 1 to disable the V <sub>DDIO</sub> POR monitor.  0: V <sub>DDIO</sub> POR Enabled 1: V <sub>DDIO</sub> POR Disabled		
24:21	-	R/W	0	0 Reserved for Future Use Do not modify this field.		



Low Power Voltage Control Register			PWRSEQ_LP_CTRL	[0x0000]		
Bits	Name	Access	Reset	Description		
20	vcore_svm_dis	R/W	0	V <sub>CORE</sub> Supply Voltage Monitor Disable Set this field to 1 to disable the V <sub>CORE</sub> SVM.  0: V <sub>CORE</sub> SVM Enabled 1: V <sub>CORE</sub> SVM Disabled		
19:17	-	R/W	0	Reserved for Future Use Do not modify this field.		
16	ldo_dis	R/W	See Description	<b>LDO Disable</b> This field initializes to 1 on a Power-On Reset until the hardware determines if an external power source is connected to the $V_{CORE}$ pin. If no power supply is connected, this bit is set to 0 by the hardware. If a power supply is connected to $V_{CORE}$ , the bit remains set to 1.  Set this field to 1 to manually disable the LDO.  0: LDO Enabled.		
				1: LDO Disabled. Default after a POR.		
15:13	-	R/W	0	Reserved for Future Use Do not modify this field.		
12	vcore_por_dis	R/W	1	V <sub>CORE</sub> POR Disable for DEEPSLEEP and BACKUP Mode Setting this bit to 1 blocks the Power-On-Reset signal to the core when the device is in DEEPSLEEP and BACKUP mode operation. Disconnecting the POR signal from the core during DEEPSLEEP and BACKUP modes prevents the core from detecting a POR event while the device is in DEEPSLEEP or BACKUP mode.		
				0: POR signal is connected to the core d 1: POR signal is not connected to the co	luring DEEPSLEEP and BACKUP mode. ore during DEEPSLEEP and BACKUP mode.	
11	bg_off	R/W	1	Band Gap Disable for DEEPSLEEP and BACKUP Mode Setting this field to 1 powers off the Bandgap during DEEPSLEEP and BACKUP mode.		
				0: System Bandgap (SVM) is on in DEEP: 1: System Bandgap (SVM) is off in DEEP.		
10	fast_wk_en	R/W	0	Fast Wakeup Enable for DEEPSLEEP Mode Set to 1 to enable fast wakeup from DEEPSLEEP mode. When enabled, the system exits DEEPSLEEP mode faster by:  • Bypassing the 8kHz RO warmup		
				<ul> <li>Reducing the warmup time for the H</li> <li>Reducing the warmup time for the LI</li> </ul>		
				0: Fast Wakeup Mode Disabled 1: Fast Wakeup Mode Enabled		
9	-	R/W	0	Reserved for Future Use		
8	retreg_en	R/W	1	operation. Setting this field to 0 sets the N BACKUP mode and disables the RAM rete 0: RAM retention regulator disabled, th the internal SRAM as configured by the fields. 1: RAM retention regulator enabled. RA	the RAM contents during BACKUP mode $V_{DD}$ supply for RAM retention during ention regulator.  e $V_{DD}$ supply is used to retain the state of the $PWRSEQ\_LP\_CTRL.ramret\_sel[3:0]$ MM retention in BACKUP mode is configured.	
7	-	R/W	0	with the PWRSEQ_LP_CTRL.ramret_s  Reserved for Future Use Do not modify this field.	เซเนร.บๆ แยเนร.	



Low Pow	ver Voltage Control F	Register		PWRSEQ_LP_CTRL	[0x0000]		
Bits	Name	Access	Reset	Description			
6	vcore_det_bypass	R/W	0	Bypass V <sub>CORE</sub> External Supply Detection Set this field to 1 if the system runs from a connected to an external supply. Bypassir supply on V <sub>CORE</sub> enables a faster wakeup t  0: V <sub>CORE</sub> External Supply Detection Enab 1: V <sub>CORE</sub> External Supply Detection Disab	ng the hardware detection of an external ime. led. bled.		
		- 6		Note: This field must always be set to 0 if			
5-4	ovr	R/W	2	Set these bits to control the output voltage selection of the internal core operating voltage selection of the internal core operation.  Note: If V <sub>CORE</sub> is connected to an external modified only to set it to match the input of the input	ge of the internal regulator allowing oltage and the frequency of the internal states, this field defaults to 1.1V output ± 10% supply voltage, this field should be		
3	ramret_sel3	R/W	0	System RAM 3 Data Retention Enable Set this field to 1 to enable Data Retention 0x2001 0000 to 0x2001 7FFF.  0: Data retention for System RAM 3 add 1: Data retention for System RAM 3 add	lress space disabled.		
2	ramret_sel2	R/W	0	System RAM 2 Data Retention Enable Set this field to 1 to enable Data Retention 0x2000 8000 to 0x2000 FFFF.  0: Data retention for System RAM 2 add 1: Data retention for System RAM 2 add	n for System RAM 2, address range of dress space disabled.		
1	ramret_sel1	R/W	0	System RAM 1 Data Retention Enable Set this field to 1 to enable Data Retention for System RAM 1, address range of 0x2000 4000 to 0x2000 7FFF.  0: Data retention for System RAM 1 address space disabled. 1: Data retention for System RAM 1 address space enabled.			
0	ramret_sel0	R/W	0	System RAM 0 Data Retention Enable Set this field to 1 to enable Data Retention 0x2000 0000 to 0x2000 3FFF.  0: Data retention for System RAM 0 add 1: Data retention for System RAM 0 add	lress space disabled.		

Table 3-29: Low Power Mode Wakeup Flags for GPIO0

Low Pow	ver Mode GPIO Wak	eup Flags Reg	ister		PWRSEQ_LP_WAKEFL	[0x0004]
Bits	Name	Access	Res	set	Description	
31:14	-	R/W1C	0	)	Reserved for Future Use Do not modify this field.	



Low Pow	ver Mode GPIO Wak	eup Flags Reg	ister	PWRSEQ_LP_WAKEFL [0x0004]					
Bits	Name	Access	Re	set	Description				
13:0	wakest	R/W1C	(	)	and GCR_PMR.gpiowk_en bit is set to up the device from all low power mod	bit is set in PWRSEQ_LPWK_EN register 1, a PWRSEQ IRQ is generated to wake des to ACTIVE mode.  of from a low power mode on a GPIO pin			

Table 3-30: Low Power Wakeup Enable for GPIO0 Register

Low Powe	er Mode Wakeup Ena	ble for GPI	00	PWRSEQ_LPWK_EN	[0x0008]
Bits	Name	Access	Reset	Description	
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:0	wakeen	R/W	0	GPIO Pin Wakeup Interrupt Enable Write 1 to a bit to enable the correspon IRQ to wake up the device from any low GCR_PMR.gpiowk_en bit to 1 to enable A wake up occurs on any low-to-high or corresponding GPIO0 pin.  Note: To enable the device to wake up for transition, first set the global GPIO wake (GCR_PMR.gpiowk_en = 1).	power mode to ACTIVE mode. Set the GPIO wake up events. high-to-low transition on the

Table 3-31: RAM Shut Down Register

Low-Pow	er Memory Shutdow	n Register		PWRSEQ_LPMEMSD	[0x0040]							
Bits	Name	Access	Reset	Description								
31:4	-	RO	1	Reserved for Future Use Do not modify this field.								
3	sram3_off	R/W	0	System RAM 3 (0x2001 0000 - 0x2001 7 Write 1 to shut down power to System F	•							
				0: System RAM 3 Powered On (Enabled) 1: System RAM 3 Powered Off (Disabled)								
2	sram2_off	R/W	0	System RAM 2 (0x2000 7FFF - 0x2000 FFFF) Shut Down Write 1 to shut down power to System RAM 2 memory range.								
				0: System RAM 2 Powered On (Enable 1: System RAM 2 Powered Off (Disable	•							
1	sram1_off	R/W	0	System RAM 1 (0x2000 3FFF - 0x2000 7 Write 1 to shut down power to System F	•							
				0: System RAM 1 Powered On (Enable 1: System RAM 1 Powered Off (Disable								
0	sram0sd	R/W	0	System RAM 0 (0x2000 0000 – 0x2000 3 Write 1 to shut down power to System F	•							
				0: System RAM 0 Powered On (Enable 1: System RAM 0 Powered Off (Disable	•							



#### 4 Flash Controller

The MAX32660's Flash Controller is a peripheral that manages read, write, and erase accesses to the internal flash.

#### **Features**

- Up to 256KB total internal flash memory
  - 32 pages
  - 8,192 bytes per page
  - 2,048 words by 128 bits per page
- 128-bit data reads
- 32-bit or 128-bit write support
- Page erase and mass erase support
- Write Protection

#### 4.1 Overview

The MAX32660 contains 256KB of internal flash memory for storing user application and data. The internal flash memory is programmable via the JTAG debug interface (in-system) or directly with user application code (in-application).

The flash is organized as an array of pages. Each page is 8,192 bytes per page. *Table 4-1, below,* shows the start address and end address for the internal flash memory. The internal flash memory is mapped with a start address of 0x0000 0000 and an end address of 0x0003 FFFF for a total of 256KB.

Table 4-1: Internal Flash Memory Organization

Page Number	Size in Bytes	Start Address	End Address
1	8,192	0x0000 0000	0x0000 1FFF
2	8,192	0x0000 2000	0x0000 3FFF
3	8,192	0x0000 4000	0x0000 5FFF
4	8,192	0x0000 6000	0x0000 7FFF
5	8,192	0x0000 8000	0x0000 9FFF
	***		
8	8,192	0x0000 E000	0x0000 FFFF
9	8,192	0x0001 0000	0x0001 1FFF
31	8,192	0x0003 C000	0x0003 DFFF
32	8,192	0x0003 E000	0x0003 FFFF

## 4.2 Usage

The Flash Controller manages write and erase operations for internal flash memory and provides a lock mechanism to prevent unintentional writes to the internal flash. In-application and in-system programming, page erase and mass erase operations are supported.

#### 4.2.1 Clock Configuration

The Flash Controller requires a 1MHz peripheral clock for operation. The input clock to the Flash Controller block is the system clock,  $f_{SYSCLK}$ . Use the Flash Controller clock divisor to generate  $f_{FLC\_CLK} = 1MHz$ , as shown in Equation 4-1,



below. For the 96MHz Relaxation Oscillator as the system clock, the FLC CLKDIV.clkdiv field should be set to 96 (0x60). If another clock source is set as the system clock, this field must be adjusted to meet the target 1MHz for  $f_{FLC\_CLK}$ .

Equation 4-1: Flash Controller Clock Frequency

$$f_{FLC\_CLK} = \frac{f_{SYSCLK}}{FLC\ CLKDIV.clkdiv} = 1MHz$$

#### 4.2.2 **Lock Protection**

The Flash Controller provides a locking mechanism to prevent accidental writes and erases. All write and erase operations require the FLC\_CTRL.unlock field be set to 0x2 prior to starting the operation. Writing any other value to this field, FLC\_CTRL.unlock, results in the flash remaining locked.

Note: If a write, page erase or mass erase operation is started and the unlock code was not set to 0x2, the flash controller hardware sets the access fail flag, FLC\_INTR.access\_fail, to indicate an access violation occurred.

#### Flash Write Width 4.2.3

The flash controller supports write widths of either 32-bits or 128-bits. Selection of the flash write width is controlled with the FLC CTRL width field and defaults to 128-bit width on all forms of reset. Setting FLC CTRL width to 1 selects 32-bit write widths.

In 128-bit width mode, the target address bits FLC\_ADDR[3:0] are ignored resulting in 128-bit alignment. In 32-bit width mode, the target address bits FLC ADDR[1:0] are ignored for 32-bit address alignment. If the desired target address is not 128-bit aligned (FLC ADDR[3:2]  $\neq$  0), 32-bit width mode is required.

Table 4-2: Valid Addresses for 32-bit and 128-bit Internal Flash Writes

		FLC_ADDR[31:0]																														
Bit Number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
32-bit Write	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Х	Х	х	х	х	х	х	Х	Х	х	х	Х	х	х	х	х	0	0
128-bit Write	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Х	Х	х	х	х	Х	х	Х	х	х	х	Х	х	х	0	0	0	0

#### Flash Write 4.2.4

Perform the following steps to write to the internal flash memory:

- 1. If desired, enable flash controller interrupts by setting the FLC INTR.access fail ie and FLC INTR.done ie bits.
- 2. Set the write field, FLC CTRL.width, as described in Flash Write Width.
- 3. Set the FLC\_ADDR register to a valid target address. Reference Table 4-2.
- 4. Set the data register or registers.
  - a. For 32-bit write width, set *FLC DATA0* to the data to write.
  - b. For 128-bit write width, set FLC\_DATA3, FLC\_DATA2, FLC\_DATA1, and FLC\_DATA0 to the data to write. FLC DATA3 is the most significant word and FLC DATA0 is the least significant word.
- 5. Set FLC\_CTRL.unlock to 0x2 to unlock the internal flash.
- 6. Read the FLC CTRL.busy bit until it returns 0.
- 7. Start the flash write, set FLC CTRL.write to 1 and this field is automatically cleared by the Flash Controller when the write operation is finished.
- 8. FLC\_INTR.done is set by hardware when the write completes and if an error occurred, the FLC\_INTR.access\_fail flag is set. These bits generate a flash IRQ if the interrupt enable bits are set.



#### Page Erase

Perform the following to erase a page of internal flash memory:

- 1. If desired, enable flash controller interrupts by setting the FLC INTR.access fail ie and FLC INTR.done ie bits.
- 2. Set the FLC\_ADDR register to a page address to erase. FLC\_ADDR[12:0] are ignored by the Flash Controller to ensure the address is page aligned. Refer to Table 4-3 for the valid page aligned addresses for the internal flash memory.
- 3. Set FLC CTRL.unlock to 0x2 to unlock the internal flash.
- 4. Read the FLC CTRL.busy bit until it returns 0.
- 5. Set FLC\_CTRL.erase\_code to 0x55 for page erase.
- 6. Set FLC CTRL.page erase to 1 to start the page erase operation.
- 7. The FLC CTRL.busy bit is set by the flash controller while the page erase is in progress and the FLC\_CTRL.page\_erase and FLC\_CTRL.busy are cleared by the flash controller when the page erase is complete.
- 8. FLC INTR.done is set by hardware when the page erase completes and if an error occurred, the FLC\_INTR.access\_fail flag is set. These bits generate a flash IRQ if the interrupt enable bits are set.

Table 4-3: Page Boundary Address Range for Page Erase Operations

		FLC_ADDR[31:0]																														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Page Aligned Address	0	0	0	0	0	0	0	0	0	0	0	0	0	0	х	x	х	х	х	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 4.2.6 Mass Erase

Mass erase clears the internal flash memory. This operation requires the JTAG debug port to be enabled to perform the operation. If the JTAG debug port is not enabled a mass erase operation cannot be performed. Perform the following steps to mass erase the internal flash:

- 1. Set FLC CTRL.unlock to 0x2 to unlock the internal flash.
- 2. Read the FLC\_CTRL.busy bit until it returns 0.
- 3. Set FLC\_CTRL.erase\_code to 0xAA for mass erase.
- 4. Set FLC CTRL.mass erase to 1 to start the mass erase operation.
- 5. The FLC CTRL.busy bit is set by the flash controller while the mass erase is in progress and the FLC\_CTRL.mass\_erase and FLC\_CTRL.busy are cleared by the flash controller when the mass erase is complete.
- 6. FLC INTR.done is set by the flash controller when the mass erase completes. If an error occurred, the FLC INTR.access fail flag is set. These bits generate a flash controller IRQ if the interrupt enable bits are set.

Note: Mass erase requires the JTAG debug port to be enabled, if the JTAG debug port is disabled on the device an access fail error is generated (FLC INTR.access fail = 1).

#### 4.3 **Flash Controller Registers**

Table 4-4: Flash Controller Registers, Offsets, Access and Descriptions

Register Name	Offset	Access	Description
FLC_ADDR	[0x0000]	R/W	Flash Controller Address Pointer Register
FLC_CLKDIV	[0x0004]	R/W	Flash Controller Clock Divisor Register
FLC_CTRL	[8000x0]	R/W	Flash Controller Control Register
FLC_INTRF	[0x0024]	R/W1C	Flash Controller Interrupt Register
FLC_DATA0	[0x0030]	R/W	Flash Controller Data Register 0



Register Name	Offset	Access	Description
FLC_DATA1	[0x0034]	R/W	Flash Controller Data Register 1
FLC_DATA2	[0x0038]	R/W	Flash Controller Data Register 2
FLC_DATA3	[0x003C]	R/W	Flash Controller Data Register 3

## Table 4-3. Flash Controller Address Pointer Register

Flash Addre	ss Register			FLC_ADDR	[0x00]
Bits	Name	Access	Reset	Description	
31:0	addr	R\W	0		address for a write operation. A valid internal uired for all write operations. The reset default 0.

## Table 4-4. Flash Controller Clock Divisor Register

Flash Contr	oller Clock Divisor Re	gister		FLC_CLKDIV	[0x04]		
Bits	Name	Access	Reset	Description			
31:8	-	RO	-	Reserved for Future Use Do not modify.			
7:0	clkdiv	R\W	0x60	peripheral clock, $f_{FLC\_CLK}$ . The F	, the value in this field to generate the FLC FLC peripheral clock must equal 1MHz. The $_{\rm S}$ 96 (0x60), resulting in $f_{FLC\_CLK}$ = 1MHz.		

## Table 4-5. Flash Controller Control Register

Flash Contr	oller Control Register			FLC_CTRL	[0x08]
Bits	Name	Access	Reset	Description	
31:28	unlock_code	R\W	0	Flash Unlock Write the unlock code, 0x2, prior to any flash write or erase operation to unlock the Flash. Writing any other value to this field locks the internal flash.  0x2: Flash unlock code	
27:25	-	RO	-	Reserved for Future Use Do not modify.	
24	busy	RO	0	Flash Busy Flag When this field is set, writes to all flash registers except for the FLC_INTR register are ignored by the Flash Controller.  Note: If the Flash Controller is busy (FLC_CTRL.busy = 1), reads, writes and erase operations are not allowed and result in an access failure (FLC_INTR.access_fail = 1).  0: Flash idle 1: Flash busy	
23:16	-	RO	0	Reserved for Future Use Do not modify this field.	



Flash Cont	roller Control Register			FLC_CTRL	[80x0]
Bits	Name	Access	Reset	Description	
15:8	erase_code	R\W	0	Prior to an erase operation this field must be set to 0x55 for a page erase or 0xAA for a mass erase. The flash must be unlocked prior to setting the erase code.  This field is automatically cleared after the erase operation is complete.  0x00: Erase disabled.  0x55: Page erase code.  0xAA: Enable mass erase via the JTAG debug port.	
7:5	-	R\W	0	Reserved for Future Use Do not modify this field.	
4	width	R\W	0	Data Width Select This field sets the data width of a write to the flash page. The Flash Controller supports either 32-bit wide writes or 128-bit wide writes.  0: 128-bit transactions (FLC_DATA3 - FLC_DATA0) 1: 32-bit transactions (FLC_DATA0 only)	
3	-	R\W	0	Reserved for Future Use Do not modify this field.	
2	page_erase	R\W1O	0	FLC_ADDR.addr. The flash muerase, see FLC_CTRL.unlock for The Flash Controller hardwar is complete.  0: No page erase operation 1: Write a 1 to initiate a page operation is in progress.	e clears this bit when a page erase operation in process or page erase is complete. ge erase. If this field reads 1, a page erase
1	mass_erase	R\W1O	0	Mass Erase Write a 1 to this field to initiate a mass erase of the internal flash memor The flash must be unlocked prior to attempting a mass erase, see FLC_CTRL.unlock for details. The Flash Controller hardware clears this bit when the mass erase operation completes.  0: No operation 1: Initiate mass erase	
0	write	R\W1O	0	<ul> <li>Write</li> <li>If this field reads 0, no write operation is pending for the flash. To initiate a write operation, set this bit to 1 and the Flash Controller will write to the address set in the FLC_ADDR register.</li> <li>O: No write operation in process or write operation complete.</li> <li>1: Write 1 to initiate a write operation. If this field reads 1, a write operation is in progress.</li> <li>Note: This field is protected and cannot be set to 0 by application code.</li> </ul>	



Table 4-5: Flash Controller Interrupt Register

Flash Contr	oller Interrupt Regist	er		FLC_INTR	[0x24]
Bits	Name	Access	Reset	Description	
31:10	-	R\W	0	Reserved for Future Use Do not modify.	
9	access_fail_ie	R\W	0	Flash Access Fail Interrupt Enable Set this bit to 1 to enable interrupts on flash access failures.  0: Disabled 1: Enabled	
8	done_ie	R\W	0	Flash Operation Complete Interrupt Enable Set this bit to 1 to enable interrupts on flash operations complete.  0: Disabled 1: Enabled	
7:2	-	RO	0	Reserved for Future Use Do not modify.	
1	access_fail	R\W0C	0	Flash Access Fail Interrupt Flag This bit is set when an attempt is mad is busy or locked. Only hardware can s has no effect. This bit is cleared by wr	set this bit to 1. Writing a 1 to this bit
				0: No access failure has occurred. 1: Access failure occurred.	
0	done	R\W1C	0	Flash Operation Complete Interrupt I This flag is automatically set by hardw operation completes.	=
				0: Operation not complete or not in 1: Flash operation complete.	process.

## Table 4-6: Flash Controller Data Register 0

Flash Conti	roller Data Register 0			FLC_DATA0	[0x30]
Bits	Name	Access	Reset	Description	
31:0	data0	R\W	0	Flash Data 0 Flash data for bits 31:0.	

## Table 4-7: Flash Controller Data Register 1

Flash Conti	oller Data Register 1			FLC_DATA1	[0x34]
Bits	Name	Access	Reset	Description	
31:0	data1	R\W	-	Flash Data 1 Flash data for bits 63:32	

## Table 4-8: Flash Controller Data Register 2

Flash Controller Data Register 2			FLC_DATA2 [0x38		
Bits	Name	Access	Reset	Description	
31:0	data2	R\W	0	Flash Data 2 Flash data for bits 95:64	



Table 4-9: Flash Controller Data Register 3

Flash Conti	ller Data Register 3			FLC_DATA3	[0x3C]
Bits	Name	Access	Reset	Description	
31:0	data3	R\W	0	Flash Data 3 Flash data for bits 127:96.	



#### **General-Purpose I/O and Alternate Function Pins** 5

The general-purpose I/O (GPIO) pins share both a firmware-controlled I/O mode and up to three peripheral alternate functions. Each pin is individually enabled for GPIO or peripheral alternate function 1 (AF1), alternate function 2 (AF2) or alternate function 3 (AF3). Configuring a pin for an alternate function supersedes its use as a firmware-controlled GPIO, however the input data is always readable via the GPIO input register if the GPIO input is enabled.

Multiplexing between the alternate functions and the I/O function is often static in an application; set at initialization and dedicated as either an alternate function or GPIO. If needed, dynamic multiplexing between AF1, AF2, AF3 and I/O mode is supported. Dynamic multiplexing must be managed by the application firmware and the application must manage the AFs and GPIO to ensure each is set up properly when switching from a peripheral to the I/O function. Refer to MAX32660 Data Sheet Electrical Characteristics Table for information on the GPIO pin behavior based on the configurations described in this document.

In GPIO mode each I/O pin supports interrupt function that can be independently enabled, and configured as a level triggered interrupt, a rising edge, falling edge or both rising and falling edge interrupt. All GPIO share the same interrupt vector. Some packages do not have all the GPIO available.

The GPIO are all bidirectional digital I/O that include:

- Input Mode Features
  - ◆ Standard CMOS or Schmitt Hysteresis
  - Input data from the input data register (GPIOO IN) or to a peripheral (alternate function)
  - Input state selectable for floating (tri-state) or weak pull-up/pull-down
- Output Mode Features
  - Output data from the output data register (GPIOO\_OUT) in GPIO mode
  - Output data driven from peripheral if an Alternate Function is selected
  - Standard GPIO
    - Four drive strength modes
    - Slow or Fast slew rate selection
  - GPIO with I2C as an Alternate Function
    - Two drive strength modes
- · Selectable weak pull-up resistor, weak pull-down resistor or tri-state mode for Standard GPIO pins
- Selectable weak pull-down or tri-state mode for GPIO pins with I2C as an Alternate Function
- Wake from low power modes on rising edge, falling edge or both on the I/O pins

#### 5.1 **General Description**

The MAX32660 provides up to 14 GPIO pins in the 20-TQFN package and up to 10 GPIO pins in the 16-WLP. Each GPIO pin maps to a GPIO port. For the MAX32660 all GPIO pins are grouped in GPIO port 0 (GPIO0). Table 5-1 and Table 5-2, below, show the GPIO and the assigned AF1, AF2 and AF3 for the 16-WLP and 20-TQFN packages of the MAX32660.

A dedicated interrupt vector is assigned for GPIO port 0 and is detailed in the section Interrupt.



Table 5-1: GPIO Port, Pin Name and Alternate Function Matrix, 16-WLP

	16-WLP						
GPIO Port[bit]	GPIO	Alternate Function 1	Alternate Function 2	Alternate Function 3			
GPIO0[0]	P0.0	SWDIO <sup>1</sup>	SPI_MISO (I2S_SDI) <sup>2</sup>	UART1_TX1			
GPIO0[1]	P0.1	SWDCLK <sup>1</sup>	SPI1_MOSI (I2S_SDO) <sup>2</sup>	UART1_RX <sup>1</sup>			
GPIO0[2] <sup>3</sup>	P0.2	I2C1_SCL	SPI1_SCK (I2S_BCLK) <sup>2</sup>	32KCAL			
GPIO0[3] <sup>3</sup>	P0.3	I2C1_SDA	SPI1_SSO (I2S_LRCLK) <sup>2</sup>	TMR0			
GPIO0[4]	P0.4	SPI0_MISO	UARTO_TX	-			
GPIO0[5]	P0.5	SPI0_MOSI	UARTO_RX	-			
GPIO0[6]	P0.6	SPIO_SCK	UARTO_CTS	UART1_TX <sup>1</sup>			
GPIO0[7]	P0.7	SPIO_SSO	UARTO_RTS	UART1_RX <sup>1</sup>			
GPIO0[8] <sup>3</sup>	P0.8	I2CO_SCL	SWDIO <sup>1</sup>	-			
GPIO0[9] <sup>3</sup>	P0.9	I2CO_SDA	SWDCLK <sup>1</sup>	-			

Table 5-2: GPIO Port, Pin Name and Alternate Function Matrix, 20-TQFN

	20-TQFN					
GPIO Port[bit]	GPIO	Alternate Function 1	Alternate Function 2	Alternate Function 3		
GPIO0[0]	P0.0	SWDIO <sup>1,</sup>	SPI1_MISO (I2S_SDI) <sup>1,2</sup>	UART1_TX <sup>1</sup>		
GPIO0[1]	P0.1	SWDCLK <sup>1</sup>	SPI1_MOSI (I2S_SDO) <sup>1,2</sup>	UART1_RX <sup>1</sup>		
GPIO0[2] <sup>3</sup>	P0.2	I2C1_SCL	SPI1_SCK (I2S_BCLK) <sup>1,2</sup>	32KCAL		
GPIO0[3] <sup>3</sup>	P0.3	I2C1_SDA	SPI1_SSO (I2S_LRCLK) <sup>1,2</sup>	TMR0		
GPIO0[4]	P0.4	SPI0_MISO	UARTO_TX	-		
GPIO0[5]	P0.5	SPI0_MOSI	UARTO_RX	-		
GPIO0[6]	P0.6	SPIO_SCK	UARTO_CTS	UART1_TX <sup>1</sup>		
GPIO0[7]	P0.7	SPIO_SSO	UARTO_RTS	UART1_RX <sup>1</sup>		
GPIO0[8] <sup>3</sup>	P0.8	I2CO_SCL	SWDIO <sup>1</sup>	-		
GPIO0[9] <sup>3</sup>	P0.9	I2C0_SDA	SWDCLK <sup>1</sup>	-		
GPIO0[10]	P0.10	SPI1_MISO (I2S_SDI) <sup>1,2</sup>	UART1_TX1			
GPIO0[11]	P0.11	SPI1_MOSI_ (I2S_SDO) <sup>1,2</sup>	UART1_RX¹			
GPIO0[12]	P0.12	SPI1_SCK (I2S_BCLK) <sup>1,2</sup>	UART1_CTS			
GPIO0[13]	P0.13	SPI1_SSO (I2S_LRCLK) <sup>1,2</sup>	UART1_RTS			

<sup>&</sup>lt;sup>1</sup> This alternate function signal is mappable to more than one GPIO pin but there is only one instance of this peripheral in the MAX32660.

<sup>&</sup>lt;sup>2</sup> I2S\_BCLK, I2S\_LRCLK, I2S\_SDK, I2S\_SDO when the I2S function is enabled.

<sup>&</sup>lt;sup>3</sup> GPIO with I2C as an Alternate Function do not support slew rate control and only support two output drive strength modes.



## 5.2 Power-On-Reset Configuration

During a power-on-reset event all I/O default to GPIO mode as inputs floating except the SWD JTAG pins P0.0 and P0.1. The SWD JTAG pins always default to Alternate Function 1 enabled and the SWD JTAG is enabled.

Following a POR event GPIO[2:13] are configured with the following default settings:

- GPIO mode enabled
  - ◆ *GPIO0 AF0 SEL*[pin] = 1
  - ◆ *GPIO0 AF1 SEL*[pin] = 0
- Pull-up/Pull-down disabled, I/O in Hi-Z mode
  - ◆ *GPIO0 PULL EN*[pin] = 0
- · Output mode disabled
  - ◆ *GPIO0\_OUT\_EN*[pin] = 0
- · Interrupt disabled
  - ◆ *GPIO0\_INT\_EN*[pin] = 0

Note: On parts without a SWD JTAG port, the SWD JTAG port is still available for boundary scan testing, however, the SWD JTAG port is hardware disabled. To use the SWD JTAG pins in I/O mode, set the desired GPIO pins for SWD alternate function and set the JTAG SWD disable field to 1 ( $GCR_SCON.swd_dis = 1$ ).

#### 5.2.1 I/O Mode and Alternate Function Selection

Each I/O pin supports standard GPIO mode or one of up to three Alternate Function modes. The alternate functions assigned to each I/O pin are shown in the pin description table for the specific package. See *Table 5-1* for the 16-WLP, and *Table 5-2* for the 20-TQFN.

#### **5.2.2** Input mode configuration

Perform the following steps to configure a pin or pins for input mode:

- 1. Set the pin for I/O mode
  - a. GPIOO\_AFO\_SEL[pin] = 1
  - b. *GPIO0 AF1 SEL*[pin] = 0
- 2. Configure the pin for pull-up, pull-down, or high-impedance mode. Refer to *GPIO\_PULL\_SEL* register for pull-up and pull-down selection
  - a. GPIO with I2C as an alternate function (GPIO[9:8] and GPIO[3:2]) only support high-impedance mode or a weak pull-down resistor.
  - b. Set *GPIOO\_PULL\_EN*[pin] to 1 to enable the pull resistor or clear the bit to set the input to high impedance mode.
- 3. Read the input state of the pin using the GPIOO IN[pin] field.



#### 5.2.3 Output Mode Configuration

Perform the following steps to configure a pin for output mode:

- 1. Set the pin for I/O mode.
  - a. GPIOO\_AFO\_SEL[pin] = 1GPIOO\_AF1\_SEL[pin] = 0
  - b. Enable the output buffer for the pin by setting GPIOO\_OUT\_EN[pin] to 1.
- 2. Set the output drive strength using the *GPIOO\_DS1\_SEL* [pin] and *GPIOO\_DS0\_SEL*[pin] bits. Refer to the GPIO Drive Strength for configuration details and the modes supported. Reference the MAX32660 datasheet for the electrical characteristics for the drive strength modes.
- 3. Set the output high or low using the GPIOO\_OUT[pin] bit.

## 5.2.4 GPIO Drive Strength

Each I/O pin supports multiple selections for drive strength. Standard GPIO pins are configured for the supported modes using the GPIO0\_DS1\_SEL and GPIO0\_DS0\_SEL registers as shown in Table 5-3, below.

For GPIO with I2C as an Alternate Function, Table 5-4 shows the drive strength setting options.

Table 5-3: Standard GPIO Drive Strength Selection

Drive Strength V <sub>DD</sub> = 1.62V	Drive Strength V <sub>DD</sub> = 3.63V	GPIO_DS1_SEL[pin]	GPIO_DS0_SEL[pin]
1mA	2mA	0	0
2mA	4mA	0	1
4mA	8mA	1	0
8mA	12mA	1	1

Table 5-4: GPIO with I2C Alternate Function Drive Strength Selection

Drive Strength V <sub>DD</sub> = 1.62V	Drive Strength V <sub>DD</sub> = 3.63V	GPIO_DS0_SEL[pin]
2mA	4mA	0
10mA	20mA	1

Note: The drive strength currents shown are targets only. Refer to the MAX32660 Data Sheet Electrical Characteristics table for details of the  $V_{OL\_GPIO}$ ,  $V_{OL\_I2C}$  and  $V_{OH\_I2C}$  parameters.

# **5.3** Alternate Function Configuration

*Table 5-5, below,* shows the alternate function selection matrix. Write the *GPIOO\_AFO\_SEL* and *GPIOO\_AF1\_SEL* fields as shown in the table to select the desired alternate function.

Table 5-5: GPIO Mode and Alternate Function Selection

GPIO MODE	GPIO0_AF1_SEL[pin]	GPIO0_AF0_SEL[pin]
I/O	0	1
Alternate Function 1	0	0
Alternate Function 2	1	0
Alternate Function 3	1	1

Note: Each Alternate Function for a given peripheral is independently selectable. Mixing functions assigned to AF1, AF2 or AF3 is supported as long as all of the peripheral's required functions are enabled.



# 5.4 Configuring GPIO (External) Interrupts

Each GPIO supports external interrupt events when the GPIO is configured for I/O mode and the input mode is enabled. If the GPIO is configured as a peripheral alternate function, the interrupts are peripheral controlled. GPIO interrupts can be enabled for any number of GPIO on each GPIO port. The following procedure details the steps for enabling Active mode interrupt events for a GPIO pin:

- Disable interrupts by setting the GPIOO\_INT\_EN[pin] field to 0. This will prevent any new interrupts on the pin from triggering but will not clear previously triggered (pending) interrupts. The application can disable all interrupts for GPIO by writing 0 to GPIOO\_INT\_EN[13:0]. To maintain previously enabled interrupts, read the GPIOO\_INT\_EN register and save the value to memory prior to setting the register to 0.
- 2. Clear pending interrupts by writing 1 to the GPIOO INT FL[pin] bit.
- 3. Set *GPIOO\_INT\_MODE*[pin] to select either level (0) or edge triggered (1) interrupts.
  - a. For level triggered interrupts, the interrupt triggers on an input high or low.
    - i. *GPIOO INT POL*[pin] = 1: Input high triggers interrupt.
    - ii. *GPIOO\_INT\_POL*[pin] = 0: Input low triggers interrupt.
  - b. For edge triggered interrupts, the interrupt triggers on an edge event.
    - i. *GPIOO\_INT\_POL*[pin] = 0: Input rising edge triggers interrupt.
    - ii. GPIOO\_INT\_POL[pin] = 1: Input falling edge triggers interrupt.
  - c. Optionally set *GPIOO\_INT\_DUAL\_EDGE*[pin] to 1 to trigger on both the rising and falling edges of the input signal.
- 4. Set *GPIOO\_INT\_EN*[pin] to 1 to enable the interrupt for the pin.

#### 5.4.1 Interrupts

The GPIO pins generate interrupts if the pin is configured for I/O mode and the interrupt is enabled for the pin  $(GPIOO\ INT\ EN[pin] = 1)$ . See Table 5-5 for details on configuring a pin for I/O mode.

Table 5-6: GPIO Port Interrupt Vector Mapping

<b>GPIO Interrupt Source</b>	GPIO Interrupt Flag Register	Device Specific Interrupt Vector Number	GPIO Interrupt Vector	
GPIO0[13:0]	GPIO0_INT_FL	40	GPIO0_IRQHandler	

To handle GPIO interrupts in your interrupt vector handler, complete the following steps:

- 1. Read the *GPIOO\_INT\_FL* register to determine the GPIO pin that triggered the interrupt. The bit position that reads 1 indicates the pin that resulted in the interrupt event. If multiple bits are set, each of them indicates an interrupt event occurred on the respective pin.
- 2. Complete interrupt tasks associated with the interrupt source pin (application defined).
- 3. Clear the interrupt flag in the *GPIOO\_INT\_FL* register by writing 1 to the *GPIOO\_INT\_FL* bit positions that triggered the interrupt. This also clears and rearms the edge detectors for edge triggered interrupts.
- 4. Return from the interrupt vector handler.

#### 5.4.2 Using GPIO for Wakeup from Low Power Modes

Low power modes support wakeup from external edge triggered interrupts on the GPIO ports. Level triggered interrupts are not supported for wakeup because the system clock must be active to detect levels.

For wake-up interrupts on the GPIO a single interrupt vector, GPIOWAKE\_IRQHandler, is assigned for all the GPIO pins. When the wakeup event occurs, the application software must interrogate the *GPIOO\_INT\_FL* register to determine which external pin caused the wake-up event.



Table 5-7: GPIO Wakeup Interrupt Vector

GPIO Wake Interrupt	GPIO Wake Interrupt	Device Specific Interrupt	GPIO Wakeup
Source	Status Register	Vector Number	Interrupt Vector
GPIO0[0:13]	GPIO0_INT_FL	70	GPIOWAKE_IRQHandler

Enable low power mode wakeup (SLEEP, DEEPSLEEP and BACKUP) from an external GPIO event by completing the following steps:

- 1. Set the polarity (rising or falling edge) by writing to the *GPIOO\_INT\_POL*[pin] field. The wakeup functionality uses rising and falling edge detection circuitry that operates asynchronously and does not require an active clock. Dualedge mode is also an option to accomplish edge detection wakeup.
- 2. Clear pending interrupt flags by writing 0xFF to the GPIOO\_INT\_FL register.
- 3. Activate the GPIO wakeup function by writing 1 to GPIOO WAKE EN[pin].
- 4. Configure the power manager to use the GPIO as a wakeup source by writing to the appropriate Global Control register (GCR).

## 5.5 **GPIO** Registers

Refer to the *Peripheral Register Map* section for the GPIO Port 0 base address.

Table 5-8: GPIO Port 0 Registers

Offset	Register Name	Access	Description
[0x0000]	GPIOO_AFO_SEL	R/W	I/O and Alternate Function 1 Select Register
[0x000C]	GPIOO_OUT_EN	R/W	Output Enable Register
[0x0018]	GPIO0_OUT	R/W	Output Register
[0x0024]	GPIOO_IN	RO	Input Register
[0x0028]	GPIO0_INT_MODE	R/W	Interrupt Mode Register
[0x002C]	GPIOO_INT_POL	R/W	Interrupt Polarity Select Register
[0x0034]	GPIOO_INT_EN	R/W	Interrupt Enable Register
[0x0040]	GPIOO_INT_FL	R/W1C	Interrupt Flag Register
[0x004C]	GPIOO_WAKE_EN	R/W	Wakeup Enable Register
[0x005C]	GPIOO_INT_DUAL_EDGE	R/W	Dual Edge Select Interrupt Register
[0x0060]	GPIOO_PULL_EN	R/W	Input Pullup/Pulldown Select Register
[0x0068]	GPIOO_AF1_SEL	R/W	Alternate Function 2/3 Select Register
[0x00A8]	GPIOO_INHYS_EN	R/W	Input Hysteresis Enable Register
[0x00AC]	GPIOO_SR_SEL	R/W	Slew Rate Select Register
[0x00B0]	GPIOO_DSO_SEL	R/W	Drive Strength Select 0 Register
[0x00B4]	GPIOO_DS1_SEL	R/W	Drive Strength Select 1 Register
[0x00B8]	GPIO_PULL_SEL	R/W	Pullup/Pulldown Enable Register

# 5.6 **GPIO Port 0 Register Details**

Table 5-9: GPIO Alternate Function 0 Select Register

GPIO Alternate Function 0 Select Register				GPIO0_AF0_SEL	[0x0000]
Bits	Name	Access	Reset	Description	
31:14	-	R/W	1	Reserved for Future Use Do not modify this field.	



GPIO A	Iternate Function 0 Sele	ct Registe	r	GPIO0_AF0_SEL	[0x0000]		
Bits	Name	Access	Reset	et Description			
13:2		R/W	1	GPIO Alternate Function 0 Mode Select  If JTAG debug is available on the part, this pin defaults to the JTAG alternate function (TCK/SWCLK) on all forms of reset.  0: Alternate function JTAG TCK/SWCLK enabled (default).  1: GPIO enabled			
1	-	R/W	0	GPIO Alternate Function 0 Mode Select If JTAG debug is available on the part, this pin defaults to the JTAG alternate function (TMS/SWDIO) on all forms of reset.			
				0: Alternate function JTAG TMS/SWDIO enabled (default). 1: GPIO enabled			
0	-	R/W	0	GPIO Enable  If JTAG debug is available on the part, this pin defaults to the JTAG alternate function (TDO) on all forms of reset.			
				0: Alternate function JTAG TDO enabled (default). 1: GPIO enabled			

Table 5-10: GPIO Output Enable Register

Output	Enable Register			GPIO0_OUT_EN	[0x000C]	
Bits	Name	Access	Reset	Description		
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.		
13:2	-	R/W	0	GPIO Output Enable Setting a bit to 1 enables the output driver for the respective pin.		
				0: Output mode disabled, output driver disabled. 1: Output mode enabled, output driver enabled.		
1	-	R/W	1	GPIO Output Enable This bit is set to 1 on POR and is used for the SWDIO alternate function with the output driver enabled.		
				0: Output mode disabled, output 1: Output mode enabled, output		
0	-	R/W	0	GPIO Output Enable This bit is set to 0 on POR and is used for the SWDCLK alternate function with the output driver disabled. Setting this bit to 1 enables the output driver for the pin.		
				O: Output mode disabled, output driver disabled.     Coutput mode enabled, output driver enabled.		

Table 5-11: GPIO Output Register

GPIO O	utput Register			GPIO0_OUT	[0x0018]	
Bits	Name	Access	Reset	Description		
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.		
13:0	-	R/W	0	GPIO Output Level Set the corresponding output pin high or low.		
				0: Drive the corresponding output pin low (logic 0).  1: Drive the corresponding output pin high (logic 1).		
				Note: This bit is ignored if the corresponding bit position in the GPIOO_OUT_EN register is not set or if the pin is configured for an alternate function.		



Table 5-12: GPIO Input Register

GPIO In	put Register			GPIO0_IN	[0x0024]	
Bits	Name	Access	Reset	Description		
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.		
13:0	-	RO	-	·	GPIO Input Level Read the state of the corresponding input pin. The input state is always readable for a pin regardless of the pin's configuration as an output or alternate function.	
				0: Input pin low (logic 0) 1: Input pin high (logic 1)		

Table 5-13: GPIO Port Interrupt Mode Register

GPIO Po	ort Interrupt Mode Reg	ister		GPIO0_INT_MODE	[0x0028]	
Bits	Name	Access	Reset	Description		
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.		
13:0	-	R/W	0	GPIO Interrupt Mode Interrupt mode selection bit for the corresponding GPIO pin.		
				0: Level triggered interrupt for corresponding GPIO pin.  1: Edge triggered interrupt for corresponding GPIO pin.		
				Note: This bit has no effect unless the corresponding bit in the GPIOO_INT_E register is set.		

Table 5-14: GPIO Port Interrupt Polarity Registers

<b>GPIO</b> Port	: Interrupt Polarity F	Register		GPIO0_INT_POL	[0x002C]		
Bits	Name	Access	Reset	Reset Description			
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.			
13:0	-	R/W	0	GPIO Interrupt Polarity Interrupt polarity selection bit for the corresponding GPIO pin.			
				Interrupt polarity selection bit for the corresponding GPIO pin.  Level triggered mode (GPIOO_INT_MODE = 0):  0: Input low (logic 0) triggers interrupt.  1: Input high (logic 1) triggers interrupt.  Edge triggered mode (GPIOO_INT_MODE = 1):  0: Falling edge triggers interrupt  1: Rising edge triggers interrupt.			
					the corresponding bit in the GPIOO_INT_EN		

Table 5-15: GPIO Port Interrupt Enable Registers

GPIO Port Interrupt Enable Register				GPIOO_INT_EN [0x0034]	
Bits	Name	Access	Reset	Description	
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	



GPIO P	ort Interrupt Enable Re	gister		GPIO0_INT_EN	[0x0034]	
Bits	Name	Access	Reset	Description		
13:0	-	R/W	0	GPIO Interrupt Enable Enable or Disable the interrupt for the corresponding GPIO pin.		
				0: GPIO interrupt disabled. 1: GPIO interrupt enabled.	0: GPIO interrupt disabled.	
				Note: Disabling a GPIO interrupt does not clear pending interrupts for the associated pin. Use the GPIOO_INT_CLR register to clear pending interrupts.		

## Table 5-16: GPIO Interrupt Flag Register

GPIO Interrupt Flag Register				GPIO0_INT_FL	[0x0040]
Bits	Name	Access	Reset Description		
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:0	-	RO	0	GPIO Interrupt Status An interrupt is pending for the associated GPIO pin when this bit reads 1.	
				0: No interrupt pending for associated GPIO pin. 1: GPIO interrupt pending for associated GPIO pin.	
				Note: Write a 1 to the correspondir the interrupt pending status flag.	ng bit in the GPIOO_INT_CLR register to clear

## Table 5-17: GPIO Wakeup Enable Registers

GPIO Wakeup Enable Register				GPIO0_WAKE_EN	[0x004C]	
Bits	Name	Access	Reset	Reset Description		
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.		
13:0	-	R/W	0	GPIO Wakeup Enable Enable the I/O as a wakeup from low power modes (SLEEP, DEEPSLEEP, BACKUP).		
				O: GPIO is not enabled as a wakeup source from low power modes.  1: GPIO is enabled as a wakeup source from low power modes.		

## Table 5-18: GPIO Interrupt Dual Edge Mode Registers

GPIO Interrupt Dual Edge Mode Register				GPIO0_INT_DUAL_EDGE	[0x005C]
Bits	Name	Access	Reset	Description	
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:0	-	R/W	0	triggered) if the associated GPIOO_	node triggered interrupts (rising and falling edge _INT_MODE bit is set to edge triggered. When errupt mode is edge-triggered, the associated
				O: Dual edge detection mode interrupts disabled.  1: Dual edge detection mode interrupts enabled.	



Table 5-19: GPIO Pullup/Pulldown Enable Register

GPIO P	GPIO Port Pullup Pulldown Selection 0 Register			GPIO0_PULL_EN	[0x0060]
Bits	Name	Access	Reset	Description	
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:10	-	R/W	0	GPIO Pull Up/Pull Down Enable Setting this bit to 1 enables either the weak pull-up or weak pull-down resistor on the respective pin. The selection for pull-up or pull-down resistor is set using the GPIO_PULL_SEL register.	
9:8	-	R/W	0	GPIO Pull Down Enable  Setting this bit to 1 enables the weak pull-down resistor on the respective I/O pin.  GPIO with I2C as an alternate function do not support a weak pull-up resistor. If either of the GPIO_PULL_SEL[9:8] bits are set to 1, setting the same bit in this register has no effect.	
				·	pective bit in GPIO_PULL_SEL register is set to PIO_PULL_SEL register is set to 1.

Table 5-20: GPIO Alternate Function Select Register

GPIO Alternate Function Select Register				GPIO0_AF1_SEL [0x0068]	
Bits	Name	Access	Reset	Description	
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:0	-	R/W	0	GPIO Alternate Function 1 Mode Select  This bit combined with the corresponding bit in the GPIOO_AFO_SEL register set the I/O pin to GPIO mode or to Alternate Function 1, 2, or 3. Refer to Table 5-5: GPIO Mode and Alternate Function Selection for details on selection.	

Table 5-21: GPIO Input Hysteresis Enable Register

GPIO Input Hysteresis Enable Register				GPIO0_INHYS_EN	[8A00x0]
Bits	Name	Access	Reset	Description	
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:0	-	R/W	0	O GPIO Input Hysteresis Enable Setting a bit to 1 enables a Schmitt input to introduce hysteresis for better noise immunity on the respective bit's port pin.	
				0: Input pin uses a standard CMOS input. 1: Schmitt input enabled.	

Table 5-22: GPIO Slew Rate Enable Register

GPIO Slew Rate Select Register				GPIO0_SR_SEL	[0x00AC]
Bits	Name	Access	Reset	Description	
31: 14	-	R/W	0	Reserved for Future Use Do not modify this field.	



<b>GPIO Slew</b>	Rate Select Regist	er		GPIO0_SR_SEL	[0x00AC]	
Bits	Name	Access	Reset	Description		
13:10	-	R/W	0	GPIO Slew Rate Mode Selects between fast and slow slew rate for the respective I/O pin. Setting a bit to 1 enables slow slew rate for the respective I/O pin. 0: Fast slew rate selected. 1: Slow slew rate selected.		
				Note: Refer to the MAX32660 datashed the fast and slow slew rates.	eet for detailed electrical characteristics of	
9:8	-	R/W	0	Reserved for Future Use Do not modify this field.		
				Note: I/O pins with I2C as an alternate	e function do not support slew rate selection.	
7:4	-	R/W	0	GPIO Slew Rate Mode Selects between fast and slow slew rate for the respective I/O pin. Setting a bit to 1 enables slow slew rate for the respective I/O pin.  0: Fast slew rate selected. 1: Slow slew rate selected.		
				Note: Refer to the MAX32660 datashed the fast and slow slew rates.	eet for detailed electrical characteristics of	
3:2	-	R/W	0	Reserved for Future Use Do not modify this field.  Nate: I/O pins with I2C as an alternation	e function do not support slew rate selection	
1:0	-	R/W	0	Note: I/O pins with I2C as an alternate function do not support slew rate  O GPIO Slew Rate Mode Selects between fast and slow slew rate for the respective I/O pin. Setting 1 enables slow slew rate for the respective I/O pin.  O: Fast slew rate selected.  1: Slow slew rate selected.		
					eet for detailed electrical characteristics of	

Table 5-23: GPIO Drive Strength 0 Select Register

GPIO Drive Strength 0 Select Register				GPIO0_DS0_SEL	[0x00B0]	
Bits	Name	Access	Res	et	Description	
31:14	-	R/W	0		Reserved for Future Use Do not modify this field.	
13:10	-	R/W	0		GPIO Drive Strength 0 Select  The output drive strength supports four modes. The mode selection is set using combination of the GPIOO_DS1_SEL and GPIOO_DS0_SEL bits for the associated pin. Refer to the GPIO Drive Strength section, above, for the selection options o these I/O pins.	
					Refer to the symbols $V_{OL\_GPIO}$ and $V_{OH\_GPI}$ Characteristics table for details of the dr	



GPIO Drive Strength 0 Select Register				GPIO0_DS0_SEL	[0x00B0]
Bits	Name	Access	Reset	Description	
9:8	-	R/W	0	GPIO Drive Strength Select Selection of high drive strength or low drive strength for the I/O pin. Pins with I2C as an alternate function only support two drive strength options.  0: Low output drive strength selected.  1: High output drive strength selected.	
				Refer to $V_{OL\_I2C}$ and $V_{OH\_I2C}$ in the MAX32 table for details of the drive strengths for	660 Data Sheet Electrical Characteristics or these I/O pins.
7:4	-	R/W	0	GPIO Drive Strength 0 Select The output drive strength supports four modes. The mode selection is set using the combination of the GPIOO_DS1_SEL and GPIOO_DS0_SEL bits for the associated GPIO pin. Refer to the GPIO Drive Strength section, above, for the selection options on these I/O pins.	
				Refer to the symbols V <sub>OL_GPIO</sub> and V <sub>OH_GPI</sub> Characteristics table for details of the dr	<sub>0</sub> in the MAX32660 Data Sheet Electrical rive strengths for these I/O pins.
3:2	-	R/W	0	GPIO Drive Strength Select Selection of high drive strength or low d an alternate function only support two	rive strength for the I/O pin. Pins with I2C as drive strength options.
				0: Low output drive strength selected. 1: High output drive strength selected	
				Refer to $V_{OL\_12C}$ and $V_{OH\_12C}$ in the MAX32 table for details of the drive strengths for	660 Data Sheet Electrical Characteristics or these I/O pins.
1:0	-	R/W	0	combination of the GPIOO_DS1_SEL and	modes. The mode selection is set using the GPIOO_DSO_SEL bits for the associated GPIO ction, above, for the selection options on
				Refer to the symbols $V_{OL\_GPIO}$ and $V_{OH\_GPI}$ Characteristics table for details of the dr	o in the MAX32660 Data Sheet Electrical rive strengths for these I/O pins.

Table 5-24: GPIO Drive Strength 1 Select Register

GPIO Drive Strength 1 Select Register				GPIO0_DS1_SEL	[0x00B4]
Bits	Name	Access	Reset	Description	
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:10	-	R/W	0	the combination of the <i>GPIOO_DS1_S</i> associated GPIO pin. Refer to the <i>GPIO</i> on the selection options.	O Drive Strength section, above, for details  GPIO in the MAX32660 Data Sheet Electrical
9:8	-	R/W	0	Reserved for Future Use Do not modify this field.	



GPIO D	GPIO Drive Strength 1 Select Register			GPIO0_DS1_SEL	[0x00B4]
Bits	Name	Access	Reset	Description	
7:4	-	R/W	0	GPIO Drive Strength 1 Select The output drive strength supports four modes. The mode selection is set using the combination of the $GPIOO\_DS1\_SEL$ and $GPIOO\_DS0\_SEL$ bits for the associated GPIO pin. Refer to the $GPIO$ Drive Strength section, above, for the selection options on these I/O pins.  Refer to the symbols $V_{OL\_GPIO}$ and $V_{OH\_GPIO}$ in the MAX32660 Data Sheet Electrical Characteristics table for details of the drive strengths for these I/O pins.	
3:2	-	R/W	0	Reserved for Future Use Do not modify this field.	
1:0	-	R/W	0	GPIO Drive Strength 1 Select  The output drive strength supports four modes. The mode selection is set using the combination of the GPIOO_DS1_SEL and GPIOO_DS0_SEL bits for the associated GPIO pin. Refer to the GPIO Drive Strength section, above, for the selection options on these I/O pins.  Refer to the symbols Vol_GPIO and VOH_GPIO in the MAX32660 Data Sheet Electrical Characteristics table for details of the drive strengths for these I/O pins.	

Table 5-25: GPIO Pullup/Pulldown Select Register

GPIO Pu	llup/Pulldown Select I	Register		GPIO_PULL_SEL	[0x00B8]
Bits	Name	Access	Reset	Description	
31:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:10	-	R/W	0	Pullup/Pulldown Resistor Select Selects either a weak pull-up or weak pull-down resistor for the respective I/O pin.  0: Pull-down resistor selected 1: Pull-up resistor selected	
				Refer to the MAX32660 Data Sheet Electrical Characteristics table for details the pull-up/pull-down resistors for the respective I/O pins.	
9:8	-	R/W	0	O Pulldown Resistor Select  This bit should always be set to 0. The I/O pins with I2C as an alternate functio only a weak pull-down resistor.  0: Pull-down resistor selected 1: Invalid  Refer to the MAX32660 Data Sheet Electrical Characteristics table for details of the pull-up/pull-down resistors for the respective I/O pins.	
7:4	-	R/W	0	Pullup/Pulldown Resistor Select Selects either a weak pull-up or weak pull-down resistor for the respective I/pin.  0: Pull-down resistor selected	
				1: Pull-up resistor selected  Refer to the MAX32660 Data Sheet Electrical Characteristics table for the pull-up/pull-down resistors for the respective I/O pins.	



GPIO Pullup/Pulldown Select Register				GPIO_PULL_SEL	[0x00B8]
Bits	Name	Access	Reset	et Description	
3:2	-	R/W	0	Pulldown Resistor Select This bit should always be set to 0. The I/O pins with I2C as an alternate function only a weak pull-down resistor.  0: Pull-down resistor selected 1: Invalid Refer to the MAX32660 Data Sheet Electrical Characteristics table for details of the pull-up/pull-down resistors for the respective I/O pins.	
1:0	-	R/W	0		




## 6 DMA Controller

The Direct Memory Access controller (DMAC) is a hardware feature that moves data blocks from peripheral to memory, memory to peripheral, and memory to memory. This data movement reduces the processor load significantly.

Figure 6-1 provides a high-level overview of the major DMA Controller components.

Figure 6-1: DMAC Block Diagram



All direct memory access (DMA) transactions consist of an advanced high-performance bus (AHB) burst read from the source into the DMA FIFO followed by an AHB burst write from the DMA FIFO to the destination.

# 6.1 DMA channel operation

The DMA Controller has 16 channels. Each channel is governed by the registers shown in Table 6-1.

Table 6-1: DMA Channel Registers

Register	Description
DMAn_DST	Destination register
DMAn_CFG	Configuration register
DMAn_STAT	Status register
DMAn_SRC	Source register
DMAn_CNT	Count register

In addition, each channel has a set of reload registers, shown in *Table 6-2*, that are used to chain DMA buffers when a count-to-zero (CTZ) condition occurs.

Table 6-2: Channel Reload Registers

Register	Description	
DMAn_DST_RLD	Destination reload register	



Register	Description	
DMAn_SRC_RLD	Source reload register	
DMAn_CNT_RLD	Count reload register	

Using these eight registers provides each channel with the following features:

- Full 32-bit source and destination addresses with 24-bit (16 Mbytes) address increment capability
- Up to 16 Mbytes for each DMA buffer
- Programmable burst size
- · Programmable priority
- Interrupt upon CTZ
- Abort on error

#### 6.2 DMA Channel Arbitration and DMA Bursts

DMAC contains an internal arbiter that allows enabled channels to access the AHB and move data. A DMA channel is enabled using the *DMAn CFG.chen* bit.

When disabling a channel, poll the *DMAn\_STAT.ch\_st* bit to determine if the channel is truly disabled. In general, *DMAn\_STAT.ch\_st* follows the setting of the *DMAn\_CFG.chen* bit. However, the *DMAn\_STAT.ch\_st* bit is automatically cleared under the following conditions:

- Bus error (cleared immediately)
- CTZ when the *DMAn CFG.rlden* = 0 (cleared at the end of the AHB R/W burst)
- DMAn\_STAT.chen bit transitions to 0 (cleared at the end of the AHB R/W burst)

Whenever the *DMAn\_STAT.ch\_st* bit transitions from 1 to 0, the corresponding *DMAn\_CFG.chen* bit is also cleared. During an AHB read/write burst, attempting to disable an active channel is delayed until burst completion.

Once a channel is programmed and enabled, it generates a request to the arbiter immediately (for memory-to-memory DMA) or whenever its associated peripheral requests DMA (for memory-to-peripheral or peripheral-to-memory DMA).

The arbiter grants requests to a single channel at a time. Granting is done based on priority—a higher priority request is always granted. Within a given priority level, requests are granted on a round-robin basis.

When a channel's request is granted, it runs a DMA transfer. Once the DMA transfer completes, the channel relinquishes its grant.

Only an error condition can interrupt an ongoing data transfer.

*DMAn\_CFG.reqsel* determines which request is used to initiate a DMA burst. In the case of a memory-to-memory transfer, the channel is treated as always requesting DMA access. The *DMAn\_CFG.priority* field determines the DMA channel priority.

## 6.3 DMA Source and Destination Addressing

For memory addresses, the *DMAn\_SRC* and *DMAn\_DST* registers are used to program the addresses of the source and destination. For peripherals, however, the address is fixed based on the settings of the *DMAn\_CFG.reqsel* bit.

Table 6-3 shows how the source and destination addresses as well as the address increment controls are constructed based on the *DMAn\_CFG.regsel* bit (shown in the Request Select column).



"Programmable" in the SRCINC or DSTINC columns indicates that the bits are programmable and set according to the DMAn\_CFG.srcinc and the DMAn\_CFG.dstinc bits, respectively. If there is a 0 in the column, then the bit is forced to 0.

Table 6-3: Source and Destination Address Definition

Request Select	Transfer	Source Address	SRCINC	Destination Address	DSTINC
0x0	Mem-to-Mem	DMAn_SRC	Programmable	DMAn_DST	Programmable
0x1	SPIO RX	DMAn_SRC	0	DMAn_DST	Programmable
0x2	SPI1 RX	DMAn_SRC	0	DMAn_DST	Programmable
0x4	UARTO RX	DMAn_SRC	0	DMAn_DST	Programmable
0x5	UART1 RX	DMAn_SRC	0	DMAn_DST	Programmable
0x7	I2CO RX	DMAn_SRC	0	DMAn_DST	Programmable
0x8	I2C1 RX	DMAn_SRC	0	DMAn_DST	Programmable
0x21	SPIO TX	DMAn_SRC	Programmable	DMAn_DST	0
0x22	SPI1 TX	DMAn_SRC	Programmable	DMAn_DST	0
0x24	UARTO TX	DMAn_SRC	Programmable	DMAn_DST	0
0x25	UART1 TX	DMAn_SRC	Programmable	DMAn_DST	0
0x27	I2C0 TX	DMAn_SRC	Programmable	DMAn_DST	0
0x28	I2C1 TX	DMAn_SRC	Programmable	DMAn_DST	0

#### 6.4 Data Movement from Source to DMA FIFO

*Table 6-4* shows the register and bit fields used to control the movement of data into DMA FIFO. The source is a peripheral or memory.

Table 6-4: Data movement from source to DMA FIFO

Register/Bit Field	Description	Comments
DMAn_SRC	Source address	If the increment enable is set, this increments on every read cycle of the burst.
DMAn_CNT	Number of bytes to transfer before a CTZ condition occurs	This register is decremented on each read of the burst.
DMAn_CFG.brst	Burst size (1-32)	This determines the maximum number of bytes moved during the burst read.
DMAn_CFG.srcwd	Source width	This determines the maximum data width used during each read of the AHB burst (byte, two bytes, or four bytes). The actual AHB width might be less if <i>DMAn_CNT</i> is not great enough to supply all of the needed bytes.
DMAn_CFG.srcinc	Source increment enable	This increments <i>DMAn_SRC</i> .

## 6.5 Data Movement from the DMA FIFO to Destination

*Table 6-5* shows the register and bit fields used to control the burst movement of data out of the DMA FIFO. The destination is a peripheral or memory.

Table 6-5: Data movement from the DMA FIFO to destination

Register/Bit Field	Description	Comments
DMAn_DST	Destination address	If the increment enable is set, this increments on every write cycle of the burst.
DMAn_CFG.brst	Burst size (1-32)	This determines the maximum number of bytes moved during a single AHB read/write burst.



Register/Bit Field	Description	Comments
DMAn_CFG.dstwd		This determines the maximum data width used during each write of the AHB burst (one byte, two bytes, or four bytes).
DMAn_CFG.dstinc	Destination increment enable	This increments <i>DMAn_DST</i> .

#### 6.6 Count-To-Zero Condition

When an AHB channel burst completes, DMAC checks whether *DMAn\_CNT* is decremented to 0. If it is, then a CTZ condition exists.

At this point, there are two possible responses depending on the value of the DMAn\_CFG.rlden bit:

- 1. If *DMAn\_CFG.rlden* = 1, then the *DMAn\_SRC*, *DMAn\_DST*, and *DMAn\_CNT* registers are loaded from the reload registers, and the channel remains active and continues operating using the newly-loaded address/count values and the previously programmed configuration values.
- 2. If DMAn CFG.rlden = 0, then the channel is disabled, and the DMAn STAT.ch st bit is cleared.

## **6.7** Chaining Buffers

Use reload registers to chain buffers. Chaining buffers reduces the DMA ISR response time and allows DMA to service requests without intermediate processing from the CPU.

To configure a channel for buffer chaining, initialize the following registers:

- DMAn CFG
- DMAn SRC
- DMAn DST
- DMAn CNT
- DMAn SRC RLD
- DMAn DST RLD
- DMAn CNT RLD

When the *DMAn\_CNT\_RLD* register is written, the *DMAn\_CNT\_RLD.rlden* bit must not be set. In addition, any writes to the *DMAn\_CFG* register prior to initialization must not set the *DMAn\_CFG.chen* and *DMAn\_CFG.rlden* bits. After all registers are initialized, the last operation involves writing to the *DMAn\_CFG.chen* and *DMAn\_CFG.rlden* bits. This starts the DMA.

Set the *DMAn\_CFG.ctzien* bit in the register to receive an interrupt after each buffer is accessed. In addition, set the *DMAn\_CFG.chdien* bit to provide an interrupt in case of a bus error.

Caution: Setting the DMAn\_CFG.chen and the DMAn\_CFG.rlden bits separately risks a race condition. The condition occurs between a DMA completion interrupt service routine initializing the reload registers for the third buffer before the software initialization of these registers for the second buffer.

When the first DMA transfer completes (based on the *DMAn\_CNT.cnt* bit value), a CTZ interrupt occurs, and the *DMAn\_SRC*, *DMAn\_DST*, and *DMAn\_CNT* registers are reloaded from the corresponding reload registers.

The *DMAn\_STAT* register indicates that the reload and CTZ events occurred. In this case, *DMAn\_STAT.ch\_st* = 1 indicating that the DMA is now busy with the second DMA transfer defined in the reload registers. If *DMAn\_STAT.ch\_st* = 0, then the initial and second DMA transfers have completed. If there are additional buffers to chain, the interrupt service routine initializes the *DMAn\_SRC\_RLD*, *DMAn\_DST\_RLD*, and *DMAn\_CNT\_RLD* registers and sets the *DMAn\_CNT\_RLD.rlden* bit. The interrupt service routine does not write to the *DMAn\_CFG*, *DMAn\_SRC*, *DMAn\_DST*, and *DMAn\_CNT* registers, just the reload registers.



To prevent improper operation, program the address bits before setting the *DMAn\_CFG.chen* and *DMAn\_CNT\_RLD.rlden* bits.

### 6.8 DMA Interrupts

Enable interrupts for each channel by setting *DMA\_INT\_EN.chien*. When an interrupt is pending, the corresponding *DMA\_INT\_FL.ipend* = 1. The *DMA\_INT\_FL.ipend* field is read-only, to clear the interrupt use the *DMAn\_STAT* register and write a 1 to the field that indicates the cause of the interrupt.

A channel interrupt (*DMAn\_STAT.ipend* = 1) is caused by:

DMAn\_CFG.ctzien = 1

If enabled, all CTZ occurrences set the *DMAn STAT.ipend* bit.

DMAn CFG.chdien = 1

If enabled, any clearing of the *DMAn\_STAT.ch\_st* bit sets the *DMAn\_STAT.ipend* bit. Examine the *DMAn\_STAT* register to determine which reasons caused the disable. The *DMAn\_CFG.chdien* bit also enables the *DMAn\_STAT.to\_st* bit. The *DMAn\_STAT.to\_st* bit does not clear the *DMAn\_STAT.ch\_st* bit.

To clear the channel interrupt, write 1 to the cause of the interrupt (the *DMAn\_STAT.ctz\_st*, *DMAn\_STAT.rld\_st*, *DMAn\_STAT.bus\_err*, or *DMAn\_STAT.to\_st* bits).

When running in normal mode without buffer chaining (*DMAn\_CFG.rlden* = 0), set the *DMAn\_CFG.chdien* bit only. An interrupt is generated upon DMA completion or an error condition (bus error or time-out error).

When running in buffer chaining mode (*DMAn\_CFG.rlden* = 1), set both the *DMAn\_CFG.chdien* and *DMAn\_CFG.ctzien* bits. The CTZ interrupts occur on completion of each DMA (count reaches zero and reload occurs). The setting of *DMAn\_CFG.chdien* ensures that an error condition generates an interrupt. If *DMAn\_CFG.ctzien* = 0, then the only interrupt occurs when the DMA completes and *DMAn\_CFG.rlden* = 0 (final DMA).

#### 6.9 Channel Time-outs

Each channel can optionally generate an interrupt when its associated request line is inactive for a given period of time. An example use of this feature is to determine an idle UART receive channel. Each channel has a dedicated 10-bit timer allowing use of a different timeout value.

#### 6.10 10-bit Timer

Use the settings in the *DMAn\_CFG* register to control each channel's 10-bit timer. Scale the input clock for the timer using the *DMAn\_CFG.pssel* field. The options available are:

- $f_{HCLK}/256$
- $f_{HCLK}/64K$
- f<sub>HCLK</sub>/16M

Note: HCLK is the AHB interface clock that enables the memory system to run at a different frequency than the system clock, the cache controller, and the event monitor.

The DMAn\_CFG.tosel field sets the time the 10-bit timer counts until generating an interrupt.



The 10-bit timer resets whenever any of the following conditions occur:

- The DMA request line programmed for the channel is activated.
- The channel is disabled for any reason (*DMAn\_STAT.ch\_st* = 0).

To disable the 10-bit timer, set the *DMAn\_CFG.pssel* field to 0.

Normally, the 10-bit timer starts as soon as the channel is enabled and the *DMAn\_CFG.pssel* field are non-zero. However, if *DMAn\_CFG.reqwait* = 1, then the timer starts counting only after the first DMA request is received from the peripheral.

To calculate the time-out period, use *Equation 6-1*, *below*.

Equation 6-1: Timeout Equation for Standard DMA

$$T_{timeout} = T_{HCLK} \times N_{pssel} \times N_{tosel}$$

For example, if  $T_{HCLK} = 1/90 \text{MHz}$ ,  $N_{pssel} = 0 \text{x}2 \rightarrow 65536$  timer prescalar, and  $N_{tosel} = 0 \text{x}3 \rightarrow 32$  clocks, then the time-out calculation is:

Equation 6-2:Standard DMA Timeout Example Calculation

$$T_{timeout} = \left(\frac{1}{90,000,000}\right) \times 65,536 \times 32 = 23.3 ms$$

## **6.11 Channel and Register Access Restrictions**

Writing to any register while a channel is disabled is supported, but there are certain restrictions when a channel is enabled. The *DMAn\_STAT.ch\_st* bit indicates whether the channel is enabled or not.

Because an active channel might be in the middle of an AHB read/write burst, do not write to the  $DMAn\_SRC$ ,  $DMAn\_DST$ , or  $DMAn\_CNT$  registers while a channel is active ( $DMAn\_STAT.ch\_st = 1$ ).

To disable any DMA channel, clear the *DMAn\_CFG.chen* bit. Then, poll the *DMAn\_STAT.ch\_st* bit to verify that the channel is disabled.

## 6.12 Memory-to-Memory DMA

Memory-to-memory transfers are completed as if the request is always active. This means that the DMA channel generates an almost constant request for the bus until its transfer is complete. For this reason, assign a lower priority to channels executing memory-to-memory transfers to prevent starvation of other DMA channels.

#### 6.13 Standard DMA Registers

Refer to the Peripheral Register Map section for the Standard DMA peripheral base address.

#### 6.13.1 DMA Control Registers

Table 6-6: Standard DMA Control Registers, Offsets, Access and Descriptions

ĺ	Offset	Register	Access	Description
	[0x0000]	DMA_INT_EN	R/W	DMA Control register



Offset	Register	Access	Description
[0x0004]	DMA_INT_FL	RO	DMA Interrupt Status register

#### 6.13.2 DMA Control Register Details

Table 6-7: DMA Interrupt Enable Register

DMA Interrupt Enable Register				DMA_INT_EN	[0x0000]
Bits	Name	Access	Reset	Description	
31:16	-	RO	0	Reserved for Future Use	
15:0	chien	R/W	0	Channel Interrupt Enable Each bit in this field enables 0 = Channel interrupt disab 1 = Channel interrupt enab	

Table 6-8: DMA Interrupt Flag Register

DMA Inter	DMA Interrupt Flag Register			DMA_INT_FL [0x0004]	
Bits	Name	Access	Reset	Description	
31:16	-	RO	0	Reserved for Future Use Do not modify.	
15:0	ipend	RO	0	To clear an interrupt, clear th DMAn_ST register. An interru	ts an interrupt for the corresponding channel. se corresponding active interrupt bit in the upt bit in this field is set only if the ole field is set in the <code>DMAn_CFG</code> register.

# **6.14 Standard DMA Channel Registers**

Each DMA channel has a set of associated Configuration Registers. *Table 6-8* shows the addresses of these associated registers with respect to the channel base address. Because the registers are identical for all channels, only registers associated with DMA Channel 0 are shown in *Table 6-8*. The base address for channel 0 is 0x40028100 using the Standard DMA peripheral base address of 0x4002 8000 from *Peripheral Register Map* table and the DMA Channel 0 Offset of [0x0100] from *Table 6-7*.

#### 6.14.1 Standard DMA Channel Register Address Offsets for DMA Channel 0 to 15

Table 6-9: Standard DMA Channel 0 to Channel 15 Offsets

Offset	DMA Channel	Access	Description
[0x0100]	0	R/W	DMA Channel 0
[0x0120]	1	R/W	DMA Channel 1
[0x0140]	2	R/W	DMA Channel 2
[0x0160]	3	R/W	DMA Channel 3
[0x0180]	4	R/W	DMA Channel 4
[0x0200]	5	R/W	DMA Channel 5
[0x0220]	6	R/W	DMA Channel 6
[0x0240]	7	R/W	DMA Channel 7



Offset	DMA Channel	Access	Description
[0x0260]	8	R/W	DMA Channel 8
[0x0280]	9	R/W	DMA Channel 9
[0x0300]	10	R/W	DMA Channel 10
[0x0320]	11	R/W	DMA Channel 11
[0x0340]	12	R/W	DMA Channel 12
[0x0360]	13	R/W	DMA Channel 13
[0x0380]	14	R/W	DMA Channel 14
[0x0400]	15	R/W	DMA Channel 15

# 6.14.2 DMA Channel Register Details

Table 6-10: DMAn Channel Registers, Offsets, Access and Descriptions

Register	Address	Access	Description
DMAn_CFG	[0x0000]	R/W	DMA Channel Configuration Register
DMAn_STAT	[0x0004]	R/W	DMA Channel Status Register
DMAn_SRC	[8000x0]	R/W	DMA Channel Source Register
DMAn_DST	[0x000C]	R/W	DMA Channel Destination Register
DMAn_CNT	[0x0010]	R/W	DMA Channel Count Register
DMAn_SRC_RLD	[0x0014]	R/W	DMA Channel Source Reload Register
DMAn_DST_RLD	[0x0018]	R/W	DMA Channel Destination Reload Register
DMAn_CNT_RLD	[0x001C]	R/W	DMA Channel Count Reload Register

Table 6-11: DMA Configuration Register

DMA Con	figuration Register			DMAn_CFG	[0x0100]
Bits	Name	Access	Reset	Description	
31	ctzien	R/W	0	CTZ Interrupt Enable When enabled, the DMA_INT_FL.ipend bit is set to 1 whenever a CTZ event occurs.	
				0: Interrupt disabled 1: Interrupt enabled	
30	chdien	R/W	0	Channel Disable Interrupt Enable When enabled, the DMA_INT_FL.ipend bit is set to 1 whenever the DMAn_STAT.ch_st bit changes from 1 to 0.  0: Interrupt disabled 1: Interrupt enabled	
29	-	RO	0	Reserved for Future Us Do not modify.	se
28:24	brst	R/W	0	Burst Size The number of bytes tr burst.  0b000000: 1 byte 0b00001: 2 bytes 0b00010: 3 bytes 0b11111: 32 bytes	ansferred into and out of the DMA FIFO in a single



DMA Conf	iguration Register			DMAn_CFG	[0x0100]	
Bits	Name	Access	Reset	Description		
23	-	RO	0	Reserved for Future Use Do not modify.	se	
22	distinc	R/W	0	This bit enables the autevery AHB transaction. peripherals.	Destination Increment Enable This bit enables the automatic increment of the DMAn_DST register upon every AHB transaction. This bit is forced to 0 for a DMA transmit to peripherals.	
				0: Increment disabled 1: Increment enabled		
21:20	dstwd	R/W	0		each AHB transaction to the destination peripheral or dth might be less than this if there are insufficient for the full width).	
				0b00: Byte 0b01: Two bytes 0b10: Four bytes 0b11: Reserved (Byte	e width if set)	
19	-	RO	0	Reserved for Future Use Do not modify.	se	
18	srinc	R/W	0	Source Increment Enable This bit enables the automatic increment of the DMAn_SRC register upon every AHB transaction. This bit is forced to 0 for a DMA receive from peripherals.		
				0: Increment disabled 1: Increment enabled		
17:16	srcwd	R/W	0	Source Width Indicates the width of each AHB transaction from the source peripheral or memory. The actual width might be less than this if the <i>DMAn_CNT</i> register indicates a smaller value.		
				00: Byte 01: Two bytes 10: Four bytes 11: Reserved (byte width if set)		
15:14	pssel	R/W	0	Pre-Scale Select Selects the Pre-Scale di	ivider for timer clock input.	
				00: Disable timer 01: hclk / 256 10: hclk / 64k 11: hclk / 16M		
13:11	tosel	R/W	0	Time-Out Select Selects the number of prescale clocks seen by the channel timer before a time-out condition is generated for this channel.		
				000: 3-4 001: 7-8 010: 15-16 011: 31-32		
				100: 63-64 101: 127-128 110: 255-256		
				111: 511-512		



DMA Con	figuration Register			DMAn_CFG	[0x0100]
Bits	Name	Access	Reset	Description	
10	reqwait	R/W	0	Request Wait Enable When enabled, delay t transaction occurs.	he timeout timer start until after the first DMA
				0: Start timer normal 1: Delay timer start	ly
9:4	reqsel	R/W	0	Request Select Select DMA request line for this channel. If memory to memory is selected, then the channel operates as if the request is always active.	
3:2	pri	R/W	0	DMA priority 00: Highest priority 11: Lowest priority	
1	rlden	R/W	0	Reload Enable Setting this bit to 1 allows reloading the DMAn_SRC, DMAn_DST, and DMAn_CNT registers with their corresponding reload registers upon CTZ.  Note: This bit is also writeable in the DMAn_CNT_RLD register.	
0	chen	R/W	0	Channel Enable	y cleared when <i>DMAn_STAT.ch_st</i> changes from 1 to el

Table 6-12: DMA Status Register

DMA Stat	us Register			DMAn_STAT	[0x0104]
Bits	Name	Access	Reset	Description	
31:7	-	RO	0	Reserved for Future Use Do not modify.	
6	to_st	R/W1C	0	Time-Out Status Reading this bit indicates the following: 0: No time out 1: A time out has occurred Write 1 to clear this bit.	
5	-	RO	0	Reserved for Future Use Do not modify.	
4	bus_err	R/W1C	0	Bus Error If this bit reads 1, an AHB abordardware. Reading this bit indicates the 0: No error found 1: An AHB bus error occurre Write 1 to clear this bit.	· ·
3	rld_st	R/W1C	0	Reload Status	
2	ctz_st	R/W1C	0	CTZ Status Read: 0: CTZ has not occurred 1: CTZ has occurred Write: 0: No effect 1: Write 1 to clear	



DMA Stat	DMA Status Register			DMAn_STAT [0x0104]	
Bits	Name	Access	Reset	Description	
1	ipend	RO	0	Channel Interrupt. 0: No interrupt 1: Interrupt pending	
0	ch_st	RO	0	1: Interrupt pending  Channel Status  This bit is used to indicate when it is safe to change the configuration, address, and count registers for the channel.  Whenever this bit is cleared by hardware, the DMAn_CFG.chen bit is also cleared.  0: Channel disabled  1: Channel enabled	

## Table 6-13: DMA Source Register

DMA Source Register				DMAn_SRC [0x0108]	
Bits	Name	Access	Reset	Description	
31:0	src	R/W	0	to zero because peripherals of on the request select chosen. If <i>DMAn_CFG.srcinc</i> = 1, then transfer cycle by one, two, or If <i>DMAn_CFG.srcinc</i> = 0, this If a CTZ condition occurs whi	this register is incremented on each AHB four bytes depending on the data width.

# Table 6-14: DMA Destination Register

DMA Destination Register				DMAn_DST	[0x010C]
Bits	Name	Access	Reset	Description	
31:0	dst	R/W	0	to zero because peripherals only based on the request select chos If <i>DMAn_CFG.dstinc</i> = 1, then this transfer cycle by one, two, or fou	s register is incremented on every AHB ur bytes depending on the data width.  OMAn_CFG.rlden = 1, then this register is

## Table 6-15: DMA Count Register

DMA Count Register				DMAn_CNT [0x0110]	
Bits	Name	Access	Reset	Reset Description	
31:24	-	RO	0	Reserved for Future Use Do not modify.	



DMA Count Register				DMAn_CNT	[0x0110]
Bits	Name	Access	Reset	Description	
23:0	cnt	R/W	0	_ , ,	

## Table 6-16: DMA Source Reload Register

DMA Source Reload Register			DMAn_SRC_RLD		[0x0114]
Bits	Name	Access	Reset	Description	
31	-	RO	0	Reserved for Future Use Do not modify.	
30:0	src_rld	R/W	0	Source Address Reload Value  If DMAn_CFG.rlden = 1, then the value of this register is loaded into DMAn_SRC upon a CTZ condition.	

## Table 6-17: DMA Destination Reload Register

DMA Destination Reload Register			DMAn_DST_RLD		[0x0118]
Bits	Name	Access	Reset	Description	
31	-	RO	0	Reserved for Future Use Do not modify.	
30:0	dst_rld	R/W	0	Destination Address Reload Value  If DMAn_CFG.rlden = 1, then the value of this register is loaded into DMAn_DST upon a CTZ condition.	

## Table 6-18: DMA Count Reload Register

DMA Count Reload Register			DMAn_CNT_RLD		[0x011C]	
Bits Name Access			Reset	Description		
31	riden	R/W	0	Reload Enable. Enables automatic loading of the DMAn_SRC, DMAn_DST, and DMAn_CNT registers when a CTZ event occurs. Set this bit after the address reload registers are programmed. This bit is automatically cleared to 0 when reload occurs.  Note: This bit is also seen in the DMAn_CFG register.  0: Reload disabled 1: Reload enabled		
30:24	-	RO	0	Reserved for Future Use Do not modify.		
23:0	cnt_rld	R/W	0	Count Reload Value.  If DMAn_CNT_RLD.rlden = 1, th DMAn_CNT upon a CTZ condition	nen the value of this register is loaded into on.	



#### 7 UART

The MAX32660 microcontroller provides up to two industry-standard UART ports which can communicate with external devices using standard serial communications protocols. The UARTs are full-duplex Universal Asynchronous Receiver/Transmitter (UART) serial ports. Both UARTs, UARTO and UART1, support identical functionality and registers unless specifically noted otherwise. For simplicity, the UARTs are referenced in the documentation as UARTn where n = 0 or 1. The registers for each UART are documented showing an offset address, which is identical for each UART instance. To access a specific UART's control register, the UART's control register offset is added to the specific UART's base peripheral address.

#### Features:

- Flexible baud rate generation up to 4 Mbps with ±2% accuracy
- Programmable character size, 5, 6, 7, or 8-bits
- Stop bit settings of 1, 1.5, or 2-bits
- Parity settings of even, odd, mark (always 1), space (always 0), and no parity
- Automatic parity error detection with selectable parity bias
- Automatic framing error detection
- Separate 32-byte deep transmit and receive FIFOs
- Flexible interrupt conditions
- Hardware flow control for RTS and CTS
- Null modem support
- Break generation and detection
- Wakeup from DEEPSLEEP on UART edge with no character loss
- RX Timeout detection

#### 7.1 UART Frame Characters

Character sizes of 5 to 8 bits are supported. The field *UARTn CTRLO.charsize* is used to select the character size.

Stop bit support includes 1, 1.5, and 2 stop bits selected with the register field UARTn\_CTRLO.

Parity support includes even, odd, mark, space or none. For no parity, set field <code>UARTn\_CTRLO.parity\_en</code> to 0. For all other parity options, select one of the four parity options using the <code>UARTn\_CTRL.parity\_mode</code> field and enable parity (<code>UARTn\_CTRLO.parity\_en=1</code>). Parity can be based on the number of 1 bits or 0 bits in the receive characters as set in the register bit <code>UARTn\_CTRLO.parity\_lvl</code>.

Break frames are transmitted by setting the field *UARTn\_CTRLO.break* to 1. A break sets all bits in the frame to 0.

When a break frame is received, two interrupts are available, <code>UARTn\_INT\_FL.break</code> is set to 1 when the first received break character is received and <code>UARTn\_INT\_FL.last\_break</code> is set when the last break character is received. This prevents the system from being overloaded with multiple interrupts that could occur after the first break character and up to the Nth break character received.

Note: A break character does not set the frame error flag because breaks are not valid UART characters.



## 7.2 UART Interrupts

Interrupts can be generated for the following conditions:

- The Transmit FIFO is half-empty
- The Receive FIFO level is over a programmed threshold
- The Receive FIFO is overrun, which means the Receive FIFO is full but is still receiving data
- Any CTS state change. During Hardware Flow Control, this interrupt is generated either because:
  - CTS is deasserted, which tells the UART to pause transmitting data
  - CTS is asserted, which tells the UART to resume transmitting data
- A Receive Parity Error occurred
- A Receive Frame Error occurred, which means START or STOP bits were not detected
- A Receive Timeout condition occurred, which means the RX FIFO has not received a character for a set time
- First and Last BREAK characters

### 7.3 UART Bit Rate Calculation

The UART peripheral clock,  $f_{PCLK}$ , is used as the input clock to the UART bit rate generator. The following fields are used to set the target bit rate for the UART.

- UARTn\_BAUDO.clk\_div selects the bit rate clock divisor.
- UARTn\_BAUDO.ibaud sets the integer portion of the bit rate divisor.
- UARTn\_BAUD1.dbaud sets the decimal portion of the bit rate divisor.

The equations below are used to determine the values for each of the bit rate fields required to achieve a target bit rate for the UART.

Equation 7-1: UART Bit Rate Divisor Equation

$$DIV = \frac{f_{UART\_BIT\_RATE\_CLK}}{(Clock\ Divider \times Target\ Bit\ Rate)}$$

Note: UARTn\_BAUDO.clkdiv should be set to the highest value that results in  $\lfloor DIV \rfloor \geq 1$  to achieve the highest accuracy for the target bit rate.

Equation 7-2: Bit Rate Integer Calculation

$$UART[n]_BAUD0.ibaud = |DIV|$$

Equation 7-3: Bit Rate Remainder Calculation

$$UART[n]_BAUD1.dbaud = (DIV - UART[n]_BAUD0.ibaud) \times 128$$

### 7.3.1 **Example Baud Rate Calculation:**

$$\begin{split} &Target~Bit~Rate = 1,843,200~bits~per~second~(1.8~Mbps)\\ &f_{BIT\_RATE\_CLK} = f_{PCLK} = 48~MHz\\ &DIV = \frac{48,000,000}{(Clock~Divider~\times~1,843,200)}, where~Clock~Divider = ~2^{(7-clkdiv)} \end{split}$$



Table 7-1: Example Baud Rate Calculation Results, Target Bit Rate = 1.8Mbps, $f_{PCLK} = 48 \text{ MHz}$
--

UARTn_BAUD0 clkdiv	Clock Divider	DIV
4	8	3.256
3	16	1.628
2	32	0.814
1	64	0.407
0	128	0.203

Table 7-1, above, shows the DIV result for each of the UARTn\_BAUDO.clkdiv field settings. With the Clock Divider set to 8 or 16, the resulting DIV value is greater than 1. Setting the clock divider to 16 will generate the most accurate target bit rate because it is the largest value that results in DIV ≥ 1. Using 16 for Clock Divider, UARTn\_BAUDO.clkdiv = 3), UARTn\_BAUDO.ibaud is 1, which is the integer portion of the 1.628 DIV calculation. The dbaud field calculation based on UARTn\_BAUDO.clkdiv = 3, UARTn\_BAUDO.ibaud = 1 and DIV = 1.628 is:

$$UARTn_BAUD1.dbaud = (1.628 - 1) \times 128 \rightarrow 80.384$$

The resulting field settings for the example 1,843,200 bps rate are:

```
UARTn_BAUDO.clkdiv = 3
UARTn_BAUDO.ibaud = 1
UARTn_BAUD1.dbaud = 80
```

## 7.4 UART DMA Using the TX and RX FIFOs

Each UART has a 32-byte TX FIFO with a dedicated DMA channel and a 32-byte RX FIFO with a dedicated DMA channel. The DMA channels are configured using the DMA Configuration Register, *UARTn\_DMA*. The RX FIFO DMA channel and TX FIFO DMA channels operate independently, and each can be enabled or disabled individually. Enable the RX FIFO DMA channel by setting *UARTn\_DMA.rxdma\_en* to 1 and enable the TX FIFO DMA channel by setting the *UARTn\_DMA.txdma\_en* to 1. DMA transfers are automatically triggered based on the number of bytes in the RX or TX FIFO as described in the following two sections.

### 7.4.1 RX FIFO DMA Operation

*UARTn\_DMA.rxdma\_lvl* configures the number of entries in the RX FIFO that triggers a DMA transfer from the RX FIFO to system RAM. If the number of entries in the RX FIFO is more than the configured value, a DMA transfer is triggered from the RX FIFO to system RAM. If *UARTn\_DMA*.rxdma\_lvl=0 then a transfer is triggered when there is one byte in the FIFO.

Note: The RX DMA level must be set to a value less than 32 to avoid an RX FIFO overrun condition that results in loss of received data.

### 7.4.2 TX FIFO DMA Operation

*UARTn\_DMA.txdma\_lvl* sets the number of entries (level) in the TX FIFO that will trigger a DMA transfer from system RAM to the TX FIFO. If the number of entries (level) in the TX FIFO falls below this value a TX DMA transfer is automatically triggered from System RAM to the TX FIFO.

Note: The TX DMA level must be set to a value greater than 1 to avoid stalling the UART transfer.



#### 7.5 Flushing the UART FIFOs

The FIFOs can be flushed independently by setting UARTN CTRLO.rxflush to 1 for the RX FIFO and UARTN CTRLO.txflush. to 1 for the TX FIFO. The TX FIFO and RX FIFO are automatically flushed if the UART is disabled by clearing the UARTn\_CTRLO.enable field (UARTn\_CTRLO.enable = 0).

#### 7.6 **Hardware Flow Control**

When hardware flow control is enabled, the CTS (Clear-to-send) and RTS (Request-to-Send) external signals are directly managed by hardware without CPU intervention. RTS and CTS are active when flow control is enabled by setting the register bit UARTn CTRLO.flowctl=1. The polarity of the CTS/RTS signals are configured with register bit *UARTn\_CTRLO.flowpol* and can be active low or active high.

In operation, the host UART that wants to transmit data asserts its RTS output pin, and waits for its CTS input pin to be asserted. If CTS is asserted, then the host UART begins transmitting data to the slave UART. If during the transmission the host UART notices CTS is deasserted, the host UART finishes transmitting the current character and then pauses to wait for CTS to return to an asserted level before transmitting more data.

If this UART is receiving data, and the RX FIFO reaches the level set in the 6-bit register field UARTn CTRL1.rts fifo IVI, then the RTS signal of this UART is deasserted, informing the transmitting UART to stop sending data to this UART to prevent data overflow. Transmission resumes when the level of the RX FIFO drops below UARTn\_CTRL1.rts\_fifo\_lvl, which automatically asserts RTS.

#### 7.7 **UART Registers**

Refer to the Peripheral Register Map section for the UARTO and UART1 Base Addresses.

Table 7-2: UART Registers, Offset Addresses and Descriptions

Register Name	Offset	Access	Description
UARTn_CTRL0	[0x0000]	R/W	UARTn Control 0 Register
UARTn_CTRL1	[0x0004]	R/W	UARTn Control 1 Register
UARTn_STAT	[8000x0]	RO	UARTn Status Register
UARTn_INT_EN	[0x000C]	R/W	UARTn Interrupt Enable Register
UARTn_INT_FL	[0x0010]	R/1	UARTn Interrupt Flag Register
UARTn_BAUD0	[0x0014]	R/W	UARTn Baud Rate Integer Register
UARTn_BAUD1	[0x0018]	R/W	UARTn Baud Rate Decimal Register
UARTn_FIFO	[0x001C]	R/W	UARTn FIFO Read/Write Register
UARTn_DMA	[0x0020]	R/W	UARTn DMA Configuration Register
UARTn_TXFIFO	[0x0024]	RO	UARTn TX FIFO Register

Table 7-3: UART Control O Register

UART Control 0 Register				UARTn_CTRL0 [0x0000]		
Bits	Name	Access	Reset	Description		
31:24	-	R/W	_	Reserved for Future Use Do not modify this field.		



UART Contro	ol 0 Register			UARTn_CTRL0	[0x0000]
Bits	Name	Access	Reset	Description	
23:16	to_cnt	R/W	0	number of frames in this register	Timeout condition occurs if the time for the passes without the FIFO receiving any new dware sets the receive timeout flag to 1
15	clk_sel	R/W	0	Bit Rate Clock Source Select Selects the bit rate clock, $f_{\text{UART\_B}}$	
				0: Peripheral Clock, $f_{UART\_BIT\_R}$ . 1: 7.3728MHz internal bit rate of	$ATE_{CLK} = f_{PCLK}$ $Clock, f_{UART\_BIT\_RATE\_CLK} = 7.3728MHz.$
14	break	R/W	0	Transmit BREAK Frame Set this field to 1 to send a BREAK with all bits set to 0.	frame. A BREAK frame transmits a character
				0: Normal UART operation. 1: Transmit BREAK frame.	
13	nullmod		0	Null Modem Support 0: Normal operation for RTS/CT 1: Null Modem Mode: RTS/CTS	
12	flowpol	R/W	0	RTS/CTS Polarity 0: RTS/CTS asserted is 0 1: RTS/CTS asserted is 1	
11	flow	R/W	0	Hardware Flow Control Enable  0: Hardware flow control disabled.  1: Hardware RTS/CTS flow control enabled.	
10	stop	R/W	0	STOP Bit Mode Select 0: 1 STOP bit. 1: 1.5 STOP bits for 5-bit character size or 2 STOP bits for all other character sizes	
9:8	size	R/W	0	<b>Character Size</b> Set the number of data bits per fr	ame.
				0: 5 data bits 1: 6 data bits 2: 7 data bits 3: 8 data bits	
7	bitacc	R/W	0	Frame or Bit Accuracy Select This field selects between either Frame Accuracy or Bit Accuracy for transmittin data. Frame Accuracy: Individual frame bit durations may be varied by hardware to meet the target frame period. Bit accuracy: Bit width is fixed by hardware. The frame accuracy of data transmitted may be reduced if bit accuracy is prioritized.  0: Frame accuracy. 1: Bit accuracy.  Note: A frame includes the start, stop, all data bits, and parity bit/bits for the	
6	rxflush	R/W10	0	character being transmitted.  Receive FIFO Flush  Write 1 to flush the receive FIFO  Cleared to 0 by hardware when fl	ush is completed



UART Contro	l 0 Register			UARTn_CTRL0	[0x0000]	
Bits	Name	Access	Reset	Description		
5	txflush	R/W10	0	Transmit FIFO Flush Write 1 to flush the Transmit FIFO Cleared to 0 by hardware when flush is completed		
4	parity_lvl	R/W	0	Parity Level Select  0: Parity is based on number of 0 bits in the character.  1: Parity is based on number of 1 bits in the character.		
3:2	parity_mode	R/W	0	Parity Mode Select  0: Even parity  1: Odd Parity  2: Mark parity  3: Space parity		
1	parity_en	R/W	0	Parity Enable 0: No parity 1: Parity enabled as charsize+1 bit		
0	enable	R/W	0	UART Enable  0: UART disabled. FIFOs are flushed, bit rate generator is off.  1: UART Enabled, bit rate generator is active.		

Table 7-4: UART Control 1 Register

<b>UART Control</b>	1 Register		U	ARTn_CTRL1	[0x0004]
Bits	Name	Access	Reset	Description	
31:22	0	R/W	0	Reserved for Future Use Do not modify this field.	
21:16	rts_fifo_lvl	R/W	0	RTS RX FIFO Threshold Level When the RX FIFO level is equal to or greater than this level, assert RTS output signal to inform the transmitting UART to stop sending data to this UART. Valid values are from 0 to 32.	
15:14	-	R/W	0	Reserved for Future Use Do not modify this field.	
13:8	tx_fifo_lvl	R/W	0	TX FIFO Threshold Level When the TX FIFO level is UARTn_INT_FL.tx_fifo_lvl Valid values are from 0 to	•
7:6	-	R/W	0	Reserved for Future Use Do not modify this field.	
5:0	rx_fifo_lvl	R/W	0	RX FIFO Threshold Level When the RX FIFO reaches UARTn_INT_FL.rx_fifo_lvl Valid values are from 0 to	interrupt flag is set.

Table 7-5: UART Status Register

UART Statu	ıs Register			UARTn_STAT	[8000x0]
Bits	Name	Access	Reset	Description	
31:25	-	RO	0	Reserved for Future Use Do not modify this field.	



UART Statu	us Register		ľ	UARTn_STAT [0x0008]				
Bits	Name	Access	Reset	Description				
24	rx_to	RO	0	<b>RX Timeout</b> This field is set to 1 when a receive timeout occurs. This field is set by hardware when the condition occurs and is automatically cleared when the condition is no longer valid.				
23:22	-	RO	0	Reserved for Future Use Do not modify this field.				
21:16	tx_num	RO	0	Number of Bytes in the TX FIFO Read this field to determine the number	er of bytes in the transmit FIFO.			
15:14	-	RO	0	Reserved for Future Use Do not modify this field.				
13:8	rx_num	RO	0	Number of Byes in RX FIFO Read this field to determine the number	er of bytes in the receive FIFO.			
7	tx_full	RO	0	TX FIFO Full Status Flag This field reads 1 when the TX FIFO is full. This field is set by hardware when the condition occurs and is automatically cleared when the condition is no longer valid.				
				0: TX FIFO is not full. 1: TX FIFO is full.				
6	tx_empty	RO	1	TX FIFO Empty Flag This field reads 1 when the TX FIFO is empty. This field is set by hardware when the condition occurs and is automatically cleared when the condition is no longer valid.				
				0: TX FIFO is not empty, tx_num > 0. 1: TX FIFO is empty.				
5	rx_full	RO	0	RX FIFO Full Flag This field reads 1 when then RX FIFO is full. This field is set by hardware when the condition occurs and is automatically cleared when the condition is no longer valid.  0: RX FIFO is not full. 1: RX FIFO is full.				
4	rx_empty	RO	1	RX FIFO Empty Flag This flag reads 1 when the RX FIFO is er	mpty.			
3	break	RO	0	Break Flag This field is set when a break condition	occurs.			
				0: BREAK not received. 1: BREAK condition received.				
2	parity	RO	0	Parity Bit State This field returns the state of the parity	/ bit.			
				0: Parity bit is 0. 1: Parity bit is 1.				
1	rx_busy	RO	0	RX Busy This field reads 1 when the UART is receiving data.				
				O: UART is not actively receiving data.  1: UART is actively receiving data.				
0	tx_busy	RO	0	TX Busy This field reads 1 when the UART is transmitting data.  0: UART is not actively transmitting data.  1: UART is transmitting data.				



Table 7-6: UART Interrupt Enable Register

UART Inter	UART Interrupt Enable Register			UARTn_INT_EN [0x000C]	
Bits	Name	Access	Reset	Description	
31:10	-	R/W	0	Reserved for Future Use Do not modify this field.	
9	last_break	R/W	0	Last Break Interrupt Enable When the UART receives a se interrupt when the last BREA	ries of BREAK frames, this enables an K frame is received.
8	rx_to	R/W	0	<b>RX Timeout Interrupt Enable</b> Enable the receive timeout in	
7	break	R/W	0	Received BREAK Interrupt Enable Enables the BREAK interrupt for the first BREAK received on the UART.	
6	tx_fifo_lvl	R/W	0	TX FIFO Threshold Level Interrupt Enable Enables the tx_fifo_lvl interrupt when the number of entries in the T FIFO >= UARTn_CTRL1.tx_fifo_lvl	
5	tx_fifo_ae	R/W	0	TX FIFO One Byte Remaining	Interrupt Enable
4	rx_fifo_lvl	R/W	0	RX FIFO Threshold Level Inte Enables interrupt when numb UARTn_CTRL1.rx_fifo_lvl	=
3	rx_overrun	R/W	0	RX FIFO Overrun Interrupt Er Enables an interrupt when a	nable write is made to a full RX FIFO
2	cts	R/W	0	CTS State Change Interrupt E Enable the CTS level change i Modem Status Interrupt.	nable nterrupt event. This is aso called
1	rx_parity_error	R/W	0	RX Parity Error Interrupt Ena	ble
0	rx_frame_error	R/W	0	RX Frame Error Interrupt Ena	ble

Table 7-7: UART Interrupt Flags Register

UART Inte	errupt Flags Regis	ter		UARTn_INT_FL [0x0010]		
Bits	Name	Access	Reset	Description		
31:10	-	RO	0	Reserved for Future Use Do not modify this field.		
9	last_break	R/W1C	0	Last Break Interrupt Flag When the UART receives a series of BREAK frames, this flag is set when the last BREAK frame is received. Write 1 to clear this field.		
				0: Last BREAK condition has not occurred. 1: Last BREAK condition has occurred.		
8	rx_to	R/W1C	0	Receive Frame Timeout Interrupt Flag This field is set when a receive frame timeout occurs. Write 1 to clear this field.		
				O: Receive frame timeout has not occurred.  1: A receive frame timeout was detected by the UART.		
7	break	R/W1C	0	Received Break Interrupt Flag When the UART receives a series of BREAK frames, this flag is set when the first BREAK frame is received. Write 1 to clear this field.		



UART Inte	errupt Flags Regis	ter		UARTn_INT_FL	[0x0010]
Bits	Name	Access	Reset	Description	
6	tx_fifo_lvl	R/W1C	0	Transmit FIFO Threshold Interrupt FI. Set when number of entries in in the to the Transmit FIFO level set in <i>UART</i> Write 1 to clear.	Transmit FIFO is greater than or equal
5	tx_fifo_ae	R/W1C	0	Transmit FIFO Almost Empty Interrupt This field is set when there is one byte Write 1 to clear.	
4	rx_fifo_lvl	R/W1C	0	RX FIFO Threshold Interrupt Flag  Set when number of entries in the RX FIFO is equal to or greater than the RX FIFO threshold level as set in the UARTn_CTRL1.rx_fifo_lvl field. Data must be read from the RX FIFO to reduce the level below the threshold to guarantee this interrupt does not occur again after clearing the flag. Write 1 to clear this field.  O: The number of bytes in the RX FIFO is below the threshold level.  1: The number of bytes in the RX FIFO is equal to or greater than the	
3	rx_ovr	R/W1C	0	threshold level.  RX FIFO Overrun Interrupt Flag  This field is set if the receive FIFO is full and an additional byte is received resulting in a FIFO overrun condition. If this field is set at least one byte of received data has been lost. Write 1 to clear.  0: RX FIFO overrun has not occurred.  1: RX FIFO overrun occurred.	
2	cts	R/W1C	0	CTS Interrupt Flag Also called Modem Status Interrupt	
1	parity	R/W1C	0	Receive Parity Error Status Flag Set if a parity error is detected. This fl 1 to clear.  0: Parity error has not been detected. 1: Parity error detected.	lag applies to data received only. Write
0	frame	R/W1C	0	Frame Error Status Flag Set if a frame error occurs while recei	iving data. Write 1 to clear.

Table 7-8: UART Rate Integer Register

<b>UART Baud Rate Integer Register</b>				UARTn_BAUD0	[0x0014]
Bits	Name	Access	Reset	Description	
31:17	-	R/W		Reserved for Future Use Do not modify this field.	



<b>UART Bau</b>	d Rate Integer Reg	gister		UARTn_BA	UD0		[0x0014]
Bits	Name	Access	Reset	Description			
18:16	clkdiv	R/W	0b000	Bit Rate Clock Divisor This field is used to divide the bit rate clock by the selected Clock Divider value.			by the selected Clock Divider value.
				clkdiv	Clock Divider Val	lue	
				0b000	128		
				0b001	64		
				0b010	32		
				0b011	16		
				0b100	8		
				0b101 - 0b111	Reserved for Future	Use	
					T Bit Rate Calculation given UART bit rate.		n for details of determining this
15:12	1	R/W	0	Reserved for Future Use Do not modify this field.			
11:0	ibaud	R/W	0	Integer Portion of Baud Rate Divisor This field contains the integer value of the bit rate divisor. Refer to the <i>UART Bit Rate Calculation</i> section for details of determining this field's value for a given UART bit rate.			

### Table 7-9: UART Baud Rate Decimal Register

UART Baud Rate Decimal Register				UARTn_BAUD1	[0x0018]
Bits	Name	Access	Reset	Description	
31:12	-	R/W	0	Reserved for Future Use Do not modify this field.	
11:0	dbaud	R/W	0	Decimal Portion of Baud Rate Divisor This field contains the remainder portion of Rate Calculation section for details of deterr bit rate.	

## Table 7-10: UART FIFO Register

UART FIFO Register				UARTn_FIFO [0x001C]		
Bits	Name	Access	Reset	Description		
31:8	-	R/W	0	Reserved for Future Use Do not modify this field.		
7:0	fifo	R/W	N/A	UART FIFO Register Reading this field reads data from the RX FIF FIFO.	O and writes to this field write to the TX	

## Table 7-11: UART DMA Configuration Register

UART DMA	Configuration Reg	ister		UARTn_DMA	[0x0020]
Bits	Name	Access	Reset	Description	
31:22	-	R/W	0	Reserved for Future Use Do not modify this field.	



UART DMA	A Configuration Reg	ister		UARTn_DMA	[0x0020]	
Bits	Name	Access	Reset	Description		
21:16	rxdma_lvl	R/W	0	RX FIFO Level DMA Trigger If the RX FIFO level is greater than this value, the DMA channel transfers data from the RX FIFO into memory. DMA transfers continue until the RX FIFO is empty. To avoid an RX FIFO overrun, do not set this value to 32. Values above 32 are reserved for future use.		
15:14	-	R/W	0	Reserved for Future Use Do not modify this field.		
13:8	txdma_lvl	R/W	0	TX FIFO Level DMA Trigger If the TX FIFO level is less than this val from memory into the TX FIFO. DMA t full. To avoid stalling a UART transmis Values above 32 are reserved for futu	transfers continue until the TX FIFO is sion, do not set this value to 1 or 0.	
7:2	-	R/W	0	Reserved for Future Use Do not modify this field.		
1	rxdma_en	R/W	0	RX FIFO DMA Channel Enable 0: RX DMA is disabled 1: RX DMA is enabled		
0	txdma_en	R/W	0	TX FIFO DMA Channel Enable 0: TX DMA is disabled 1: TX DMA is enabled		

Table 7-12: UART TX FIFO Data Output Register

JART TX FIFO	Data Output Regist	ter		UARTn_TXFIFO	[0x0024]
Bits	Name	Access	Reset	Description	
31:8	-	R/W	0	Reserved for Future Use Do not modify this field.	
7:0	data	RO	0	TX FIFO Data Output Peek Regi Reads from this register return transmission at the end of the T returned. Reads from this register do not	the next character available for IX FIFO. If no data is available, 0x00 is



# 8 Real-Time Clock (RTC)

## 8.1 Overview

The Real-Time Clock (RTC) is a binary timer that keeps the time of day and provides time-of-day and sub-second alarm functionality in the form of RTC system interrupts. The RTC time base is created using a 32.768kHz crystal connected between the 32KIN and 32KOUT pins on the MAX32660. See the MAX32660 datasheet for detailed connection and pin information related to the 32KIN and 32KOUT pins.

In the RTC, two registers combine to create a 40-bit counter representing time with 1/256 second resolution. The RTC\_SSEC.rtss field contains the least significant 8 bits and represents the sub-second count. The RTC\_SEC.rts field contains the most significant 32 bits and represents the seconds count. The RTC\_SEC.rts field increments on each rollover of the RTC\_SSEC.rtss field. Together the 40 bits represent time in seconds up to approximately 136 years.


A programmable time-of-day alarm is usable with the 32-bit seconds counter to provide a single event/alarm timer. You must disable the RTC to write the counter registers. When the RTC counter is started, the RTC counts continuously unless it is disabled, and reads of the counter registers do not affect the count. Digital trim is available for applications requiring higher accuracy.

A separate 32-bit auto-reload sub-second alarm counter register (*RTC\_RSSA*) generates interval alarms. Incremented at 256Hz, this counter has a granularity of 3.9 msec, with a maximum interval of approximately 16,777,216 seconds.

The RTC operates in the always-on domain. Once enabled, it continues counting as long as the RTC is enabled and the VRTC supply remains within the acceptable range given in the datasheet. The RTC increments the RTC\_TRIM.vrtc\_tmr field every 32 seconds when the RTC is enabled and operating.



Figure 8-1. RTC Block Diagram



## 8.2 RTC Alarm Functions

The RTC provides time-of-day and sub-second interval alarm functions. The time-of-day alarm is implemented by matching the count values in the counter register with the value stored in the alarm register. The sub-second interval alarm provides an auto-reload timer that is driven by the trimmed RTC clock source.



#### 8.2.1 Time-of-Day Alarm

Program the RTC Time-of-Day Alarm register (RTC\_RAS) to configure the time-of-day-alarm. The alarm triggers when the value stored in RTC\_RAS matches the lower 20 bits of the RTC\_SEC.rts seconds count register. This allows programming the time-of-day-alarm to any future value between 1 second and 12 days relative to the current time with a resolution of 1 second. You must disable the time-of-day alarm before changing the RTC RAS.tod field.

When the alarm occurs, a single event sets the Time-of-Day Alarm Interrupt Flag (RTC CTRL.alarm tod fl) to 1.

Setting the RTC\_CTRL.alarm\_tod\_fl bit to 1 in software results in an interrupt request to the processor if the Alarm Time-of-Day Interrupt Enable (RTC\_CTRL.alarm\_tod\_en) bit is set to 1, and the RTC's system interrupt enable is set.

#### 8.2.2 Sub-Second Alarm

The RTC\_RSSA and RTC\_CTRL.alarm\_ss\_en field control the sub-second alarm. Writing RTC\_RSSA sets the starting value for the sub-second alarm counter. Writing the Sub-Second Alarm Enable (RTC CTRL.alarm ss en) bit to 1 enables the sub-second alarm. Once enabled, the sub-second alarm begins up-counting from the RTC\_RSSA value. When the counter rolls over from 0xFFFF FFFF to 0x0000 0000, hardware sets the RTC CTRL.alarm ss fl bit triggering the alarm. At the same time, hardware also reloads the counter with the value previously written to RTC\_RSSA.rssa. A 256Hz clock drives the sub-second alarm allowing a maximum interval of 16,777,216 seconds with a resolution of approximately 3.9 msec.

You must disable the sub-second interval alarm, RTC\_CTRL.alarm\_ss\_en, prior to changing the interval alarm value, RTC RSSA.

The delay (uncertainty) associated with enabling the sub-second alarm is up to one period of the sub-second clock, approximately 3.9 msec based on 256Hz RTC clock input to the register. This uncertainty is propagated to the first interval alarm. Thereafter, if the interval alarm remains enabled, the alarm triggers after each sub-second interval as defined without the first alarm uncertainty because the sub-second alarm is an auto-reload timer. Enabling the sub-second alarm with with the sub-second alarm register set to 0 (RTC\_RSSA.rssa = 0) results in the maximum sub-second alarm interval.

#### 8.3 **RTC Register Access**

Restricted access to specific registers prevents software reading from or writing to the RTC registers while they are updated by the RTC hardware.

#### 8.3.1 **RTC Register Write Protection**

The RTC\_CTRL.busy bit is a read-only status bit controlled by hardware and set when any of the following conditions occur:

System Reset.

Revision March 23, 2018

- Software writes to the RTC\_SEC register or RTC trim registers.
- Software modifies the RTC\_CTRL.enable, RTC\_CTRL.alarm\_tod\_en, or RTC\_CTRL.alarm\_ss\_en bits.

When the RTC\_CTRL.busy bit is set by hardware, writes to the above RTC control bits and count registers are blocked by hardware. The RTC\_CTRL.busy bit remains active until the register or bit is synchronized by hardware. The synchronization by hardware occurs on the next rising edge of the 32kHz clock. The RTC CTRL.busy bit is set for a maximum of one 4kHz clock, approximately 250µs. Therefore, a software write is not complete until hardware clears the RTC CTRL.busy bit indicating that a 32kHz synchronized version of the registers and bit are in place.

Once the RTC\_CTRL.busy bit is cleared to 0, additional writes are completed as permitted by individual count or alarmenable bits.



### 8.3.2 RTC Register Read Protection

The Ready (RTC\_CTRL.ready) bit indicates when the RTC count registers contain valid data. Hardware clears the RTC\_CTRL.ready bit approximately one 4kHz clock before the ripple occurs through the RTC counter registers (RTC\_SEC and RTC\_SSEC) and is set once again immediately after the ripple occurs. The period of the RTC\_CTRL.ready bit set/clear activity is approximately 3.9 msec, providing a large window during which the RTC count registers are readable. Software can clear the RTC\_CTRL.ready bit at any time and the bit remains clear until set by hardware when the next ripple occurs. A separate Ready Enable (RTC\_CTRL.ready\_int\_en) bit is provided to generate an interrupt when hardware sets the RTC\_CTRL.ready bit. You can use this interrupt to signal the start of a new RTC read window.

### 8.3.3 RTC Count Register Access

The RTC count registers (RTC\_SEC and RTC\_SSEC) are readable when the RTC\_CTRL.ready bit is set to 1. Data read from these registers when RTC\_CTRL.ready is 0 is invalid. To write the RTC count registers, set the RTC Enable (RTC\_CTRL.enable) bit to 0. Clearing the RTC\_CTRL.enable bit is permitted only when the Write Enable (RTC\_CTRL.write\_en) bit is set to 1 and is governed by the RTC\_CTRL.busy bit signaling process (that is, the RTC\_CTRL.busy bit is 0). Writes to each RTC count register must occur only when the RTC\_CTRL.busy bit reads 0.

### 8.3.4 RTC Alarm Register Access

The RTC alarm registers (RTC\_RAS and RTC\_RSSA) are readable at any time. To write to an alarm register, disable the corresponding alarm enable first (RTC\_CTRL.alarm\_ss\_en = 0 or RTC\_CTRL.alarm\_tod\_en = 0). Clearing these bits requires monitoring the RTC\_CTRL.busy bit to assess completion of the write. Once the alarm is disabled, update the associated RTC alarm registers using software.

## 8.3.5 RTC Trim Register Access

The RTC Trim register (RTC\_TRIM) is readable at any time. To write to this register, set the Write Enable (RTC\_CTRL.write\_en) bit to 1 and check the RTC\_CTRL.busy bit until it reads 0 and then write the RTC\_TRIM register.

### 8.3.6 RTC Oscillator Control Register Access

The RTC oscillator control register (RTC\_OSCCTRL) is readable at any time. To write to this register, set the Write Enable (RTC\_CTRL.write\_en) bit to 1 and check the RTC\_CTRL.busy bit until it reads 0 and then write to the RTC\_OSCCTRL register.

## 8.4 RTC Output Pin

The RTC is capable of outputting the raw 4KHz signal or a trim compensated 1KHz or 512Hz signal to the 32KCAL alternate pin function. On both the 16 WLP package and the 20 TQFN package for the MAX32660 the 32KCAL is alternate function 2 on pin P0.2. P0.2 corresponds to GPIO0[2].

### 8.5 RTC Calibration

The uncompensated accuracy of the RTC is a function of the attached crystal. A digital trim facility allows the device to compensate for up to ± 127ppm (parts per million) as designated by the RTC\_TRIM.trim register field.



Complete the following steps to measure a square wave output on the 32KCAL alternate function pin and determine the accuracy of the RTC:

- 1. Enable the 32KCAL alternate function. Refer to the RTC Output Pin section for details
- 2. Set the RTC CTRL.freq sel field to the desired output frequency.
- 3. Set RTC\_CTRL.32kout\_en to 1, enabling the square wave output on the 32KCAL alternate pin function.
- 4. Measure the square wave output and compare it to an accurate reference clock.
- 5. Set RTC\_CTRL.write\_en to 1, and adjust the RTC\_TRIM register.
- 6. Repeat steps 1 through 5 as necessary until optimum accuracy is achieved.

#### 8.6 **RTC Registers**

Refer to the *Peripheral Register Map* section for the Real-Time Clock (RTC) Base Address.

Table 8-1. RTC Registers, Offsets and Descriptions

Register	r Offset Access		Description
RTC_SEC	[0x0000]	R/W	Seconds Counter Register
RTC_SSEC	[0x0004]	R/W	Sub-Seconds Counter Register
RTC_RAS	[0x0008]	R/W	Alarm Time-of-Day Register
RTC_RSSA	[0x000C]	R/W	Sub-Second Alarm Register
RTC_CTRL	[0x0010]	R/W	Control Register
RTC_TRIM	[0x0014]	R/W	Trim Register
RTC_OSCCTRL	[0x0018]	R/W	Oscillator Control Register

#### 8.6.1 **RTC Register Details**

Table 8-2: RTC Seconds Counter Register

RTC Seconds Counter Register					RTC_SEC	[0x00]
Bits	Name	Access	Res	set	Description	
31:0	rts	R/W	-		Seconds Counter This register is the 32-bit count of seconds.	

Table 8-3: RTC Sub-Seconds Counter Register

RTC Sub-	RTC Sub-Seconds Counter Register			RTC_SSEC	[0x04]
Bits	Name	Access	Reset	Description	
31:8	-	R/W	0	Reserved for Future Use Do not modify this field.	
7:0	rtss	R/W	-	Sub-Seconds Counter This field represents sub-seconds and incremovant to 0x00, the RTC_SEC.count increments.	

Table 8-4: RTC Sub-Seconds Counter Register

RTC Alarm Time-of-Day Register					RTC_RAS	[0x08]
Bits	Name	Access	Rese	set Description		
31:20	-	R/W	0		<b>Reserved for Future Use</b> Do not modify this field.	



RTC Alarm Time-of-Day Register				RTC_RAS	[0x08]
Bits	Name	Access	Reset	Description	
19:0	ras	R/W	0	Time-of-Day Alarm Sets the time-of-day alarm from 1 second up RTC_SEC[19:0], an RTC system interrupt is ge	-

## Table 8-5: RTC Sub-Second Alarm Register

RTC Sub	-Second Alarm Re	egister		RTC_RSSA	[0x0C]		
Bits	Name	Access	Rese	t Description	Description		
31:0	rssa	R/W	0	Sub-second Alarm Sets the starting value for the sub-second ala 256Hz providing an alarm interval of up to 10 msec. An alarm is generated when the count	5,777,216 seconds in increments of 3.9		

## Table 8-6: RTC Control Register

RTC Control Register			RTC_CTRL [0x10]				
Bits	Name	Access	Reset	Description			
31:16	-	R/W	0	Reserved for Future Use Do not modify this field.			
15	write_en	R/W	0	Write Enable Set this field to 1 to write to the RTC_TRIM register, the RTC enable (RTC_CTRL.enable) bit, or both.  1: Writes to the RTC_TRIM register and the RTC_CTRL.enable bit are allowed.  0: Writes to the RTC_TRIM register and the RTC_CTRL.enable bit are ignored.			
14:13	-	R/W	0	Reserved for Future Use Do not modify this field.			
12:11	x32k_mode	R/W	0	waits for the 32kHz oscillator to war mode. 0b11: Operates in noise immunity mode w switches to quiet mode when the pro does not wait for the 32kHz oscillato exiting stop mode and beginning coo	varm-up is not required. hen the processor is in active modes and ocessor enters DEEPSLEEP. The system m-up prior to the processor exiting stop hen the processor is in active modes and ocessor enters stop mode. The system or to warm-up prior to the processor		
10:9	freq_sel	R/W	0	Frequency Output Select Selects the output frequency to output on the 32KCAL alternate function output pin if the RTC_CTRL.32kout_en bit is set to 1 and the GPIO is enabled for the alternate pin function 32KCAL; unused otherwise.  0b00: 1Hz (Compensated) 0b01: 512Hz (Compensated) 0b1x: 4kHz			
8	32kout_en	R/W	-	Square Wave Output Enable  0: Square wave output disabled.  1: Square wave is output on the 32KCAL alt determined by the RTC_CTRL.freq_sel field.  Note: This bit is set to 0 on a POR and is not all the set to 0 on a POR and	eld.		



RTC Con	trol Register			RTC_CTRL	[0x10]		
Bits	Name	Access	Reset	Description			
7	alarm_ss_fl	R/W	0	Sub-second Alarm Interrupt Flag This interrupt flag is set when a sub-second up source for the processor.	alarm condition occurs. This flag is a wake-		
				0: No sub-second alarm pending. 1: Sub-second interrupt pending.			
6	alarm_tod_fl	R/W	0	Time-of-Day Alarm Interrupt Flag  This interrupt flag is set by hardware when a wake-up source for the processor.	This interrupt flag is set by hardware when a time-of-day alarm occurs. This flag is a		
				0: No Time-of-Day alarm interrupt pendin 1: Time-of-day interrupt pending.	g.		
5	ready_int_en	R/W	0	RTC Ready Interrupt Enable This interrupt flag is set when the RTC ready	bit is set by hardware.		
				0: Interrupt disabled. 1: Interrupt enabled.			
4	ready	R/W0O	0	RTC Ready This bit is set to 1 by hardware when the RT clear this bit at any time. Hardware automathe RTC_SEC register, indicating the RTC is be	tically clears this bit just prior to updating		
				0: RTC_SEC register not updated. 1: RTC_SEC register updated.			
3	busy	RO	0	RTC Busy Flag  This bit is set by hardware when changes to the RTC registers are synchronized. The bit is automatically cleared by hardware when the synchronization is complete.  Software should poll this field for 0 after changing RTC registers to ensure the change is complete prior to making any other RTC register changes.			
				0: RTC not busy. 1: RTC busy.			
2	alarm_ss_en	R/W	0	Sub-Second Alarm Interrupt Enable Set this bit to 1 to enable the RTC sub-second alarm interrupt. Check the RTC_CTRL.busy flag after writing this bit to determine when the RTC synchronization is complete.			
				0: Alarm sub-second interrupt disabled. 1: Enable alarm sub-second interrupt.			
1	alarm_tod_en	R/W	0	Time-of-Day Alarm Interrupt Enable Set this bit to 1 to enable the RTC time-of-day RTC_CTRL.busy flag after writing to this bit t synchronization is complete.  0: Time-of-day alarm interrupt is disabled.	o determine when the RTC		
	oneble	D /\4/		1: Enable the time-of-day alarm interrupt.			
0	enable	R/W	0	Real-Time Clock Enable Enables and disables the RTC. The RTC write set before changing this field. RTC Busy (RTC this bit (RTC_CTRL.write_en). After writing t for 0 to determine when the RTC synchroniz 0: RTC disabled.  1: RTC enabled.	C_CTRL.busy) must read 0 before writing to o this bit, check the RTC_CTRL.busy flag		



Table 8-7: RTC Trim Register

RTC Trim	RTC Trim Register			RTC_TRIM [0x14]			
Bits	Name	Access	Reset	Description			
31:8	vrtc_tmr	R/W	0	VRTC Time Counter This field is used to show the number of seconds the RTC has since the RTC was enabled. Hardware increments this field every 32 seconds.  Note: This field is reset on a Power On Reset (POR).			
7:0	trim	R/W	0	RTC Trim  This field specifies the 2s complement value of decrement of the field adds or subtracts 1ppm maximum correction of ± 127ppm.			

Table 8-8: RTC Oscillator Control Register

RTC Oscil	RTC Oscillator Control Register			RTC_OSCCTRL [0x18]			
Bits	Name	Access	Reset	Description			
31:16	-	R/W	0	Reserved for Future Use Do not modify this field.			
5	32kout	R/W	0	RTC Square Wave Output  0: 32kHz signal is not output to port pin (POR default).  1: Outputs the raw 32kHz clock to the 32KCAL alternate function if the alternate function is enabled.			
				Note: This field is only reset on POR and not ef	fected by other forms of reset.		
4	bypass	R/W	0	RTC Crystal Bypass Bypass the crystal oscillator to allow a digital spin.  0: Disable bypass (POR default) 1: Enable bypass	quare wave to be driven on the 32KIN		
				Note: This field is only reset on POR and not effected by other forms of reset.			
3	ibias_en	R/W	1	RTC Oscillator Bias Current Enable Enables 4× or 2× bias current selected by RTC_ mode 0: Disable 1: Enable (POR default)			
				Note: This field is only reset on POR and not ef	fected by other forms of reset.		
2	hyst_en	R/W	0	RTC Oscillator Hysteresis Buffer Enable Enables the RTC hysteresis buffer in noise imm consumption by ~144nA.  0: Disable (POR default) 1: Enable	•		
				Note: This field is only reset on POR and not ef	fected by other forms of reset.		
1	ibias_sel	R/W	0	Note: This field is only reset on POR and not effected by other forms of reset.  RTC Oscillator 4× Bias Current Select  0: selects 2× bias current for RTC oscillator (POR default).  1: selects 4× bias current for RTC oscillator.			
				Note: This field is only reset on POR and not ef	fected by other forms of reset.		
0	filter_en	R/W	1	RTC Oscillator Filter Enable  0: Disable RTC oscillator filter  1: Enable RTC oscillator filter (POR default)			
				Note: This field is only reset on POR and not ef	fected by other forms of reset.		




#### Watchdog Timer (WDT) 9

The watchdog timer protects against corrupt or unreliable software, power faults, and other system-level problems, which may place the microcontroller into an improper operating state. When the application is executing properly, application software periodically resets the watchdog counter. If the watchdog timer interrupt is enabled and the software does not reset the counter within the interrupt time period (WDTO CTRL.int period), the watchdog timer generates a watchdog timer interrupt. If the watchdog timer reset is enabled and the software does not reset the counter within the reset time period (WDTO\_CTRL..rst\_period), the watchdog timer generates a system reset.

Figure 9-1 shows the block diagram of the watchdog timers.

Figure 9-1: Watchdog Timer Block Diagram



#### 9.1 **Features**

- Sixteen programmable time periods for the watchdog interrupt
  - ◆ 2<sup>16</sup> through 2<sup>31</sup> PCLK cycles
- Sixteen programmable time periods for the watchdog reset
  - ◆ 2<sup>16</sup> through 2<sup>31</sup> PCLK cycles
- The watchdog timer counter is reset on all forms of reset



## 9.2 Usage

Utilizing the watchdog timer in the application software is straightforward. As early as possible in the application software, enable the watchdog timer interrupt and watchdog timer reset. Periodically the application software must write to the WDTO\_RST register to reset the watchdog counter. If program execution becomes lost, the watchdog timer interrupt will occur, giving the system a "last chance" to recover from whatever circumstance caused the improper code execution. The interrupt routine may either attempt to repair the situation or allow the watchdog timer reset to occur. In the event of a system software failure, the interrupt will not be executed and the watchdog system reset will recover operation.

As soon as possible after a reset, the application software should interrogate the WDTO\_CTRL.rst\_flag to determine if the reset event resulted from a watchdog timer reset. If so, application software should assume that there was a program execution error and take whatever steps necessary to guard against a software corruption issue.

## 9.3 Interrupt and Reset Period Timeout Configuration

Each watchdog timer supports two independent timeout periods, the interrupt period timeout and reset period timeout.

**Interrupt Period Timeout (WDT\_CTRLO.int\_period)** - Sets the number of PCLK cycles until a watchdog timer interrupt is generated. This period must be less than the Reset Period Timeout for the watchdog timer interrupt to occur.

Reset Period Timeout (WDT\_CTRL0.rst\_period) - Sets the number of PCLK cycles until a system reset event occurs.

The interrupt and reset period timeouts are calculated using Equation 9-1 and Equation 9-2 respectively, where  $f_{PCLK} = f_{SYSCLK}/2$ . Table 9-1 shows example interrupt period timeout calculations for several WDTO\_CTRL.int\_period settings for the with the System Clock set as the **96MHz** Relaxation Oscillator.

Equation 9-1: Watchdog Timer Interrupt Period

$$T_{INT\_PERIOD} = \left(\frac{1}{f_{PCIK}}\right) \times 2^{(31-WDT0\_CTRL.int\_period)}$$

Equation 9-2. Watchdog Timer Reset Period

$$T_{RST\_PERIOD} = \left(\frac{1}{f_{PCLK}}\right) \times 2^{(31-WDT0\_CTRL.rst\_period)}$$

Table 9-1: Watchdog Timer Interrupt Period with  $f_{SYSCLK} = 96MHz$  and  $f_{PCLK} = 48MHz$ 

WDT0_CTRL int_period	T <sub>INT_PERIOD</sub> (seconds)
15	0.001
14	0.002
13	0.004
12	0.009
11	0.018
10	0.035
9	0.070
8	0.140
7	0.280
6	0.560



WDT0_CTRL int_period	T <sub>INT_PERIOD</sub> (seconds)
5	1.12
4	2.24
3	4.47
2	8.95
1	17.9
0	Disabled

#### 9.4 **Enabling the Watchdog Timer**

The watchdog timers are free running and require a protected sequence of writes to enable the watchdog timers to prevent an unintended reset during the enable process.

#### 9.4.1 Enable sequence

- 7. Write WDT0\_RST.wdt\_rst: 0x000000A5
- 8. Write WDT0\_RST.wdt\_rst: 0x0000005A
- 9. Set WDT0 CTRL.wdt en to 1

#### 9.5 **Disabling the Watchdog Timer**

The watchdog timers can be disabled by the application code manually or by the microcontroller automatically as shown below.

#### 9.5.1 **Manual Disable**

Setting WDTO\_CTRL.wdt\_en to 0 disables the watchdog timer.

#### 9.5.2 **Automatic Disable**

A power-on-reset (POR) event automatically disables the watchdog timers by setting WDTO\_CTRL.wdt\_en to 0.

Note: The watchdog timer remains enabled during all other types of reset.

#### 9.6 **Resetting the Watchdog Timer**

To prevent a watchdog interrupt or a watchdog reset or both, application software must write the reset sequence, shown below, to the WDTO\_RST register prior to an interrupt or reset timeout occurring.

#### 9.6.1 **Reset Sequence**

- 1. Write WDT0 RST: 0x0000 00A5
- 2. Write WDT0 RST 0x0000 005A

#### 9.7 **Detection of a Watchdog Reset Event**

During system start-up, system software should check the WDTO\_CTRL.rst\_flag to determine if the reset was the result of a watchdog reset. Application software is responsible for taking appropriate actions if a watchdog reset occurred.



# 9.8 Watchdog Timer Registers

Table 9-2: Watchdog Timer Registers

Register Name Address Access		Access	Description
WDT0_CTRL	[0x0000]	R/W	Watchdog Timer 0 Control Register
WDT0_RST	[0x0004]	R/W	Watchdog Timer 0 Reset Register

Table 9-3: Watchdog Timer Control Register

Watchdog Timer 0	Control Regi	ster	,	WDT0_CTRL	0x0000 [0x00]	
Register Field	Bits	Access	Reset	Description		
rst_flag	31	R/W	See description	Reset Flag  If set a watchdog system reset occurred.  0: Watchdog did not cause reset event.  1: Watchdog reset occurred.		
-	30:12	RO	0	Reserved for Future Use Do not modify this field.		
rst_en	11	R/W	0	Reset Enable Enable/Disable system reson reset. 0: Disabled 1: Enabled	set if the rst_period expires. Only reset by power	
int_en	10	R/W	0	Interrupt Enable Enable or Disable the wat 0: Disabled 1: Enabled	chdog interrupt.	
int_flag	9	R/W1C	0	Interrupt Flag If set, the watchdog inter 0: IRQ not pending 1: Interrupt period expi	rupt period has occurred. red. Generates and IRQ if int_en=1.	
wdt_en	8	R/W	See Description		0000 00A5	



Watchdog Timer 0 (	Control Regi	ster	WDT0_CTRL 0x0000 [0x00]			
Register Field	Bits	Access	Reset	Description		
rst_period	7:4	R/W	0	Reset Period Sets the number of PCLK of timer is not reset. $0xF: 2^{16} \times t_{PCLK}$ $0xE: 2^{17} \times t_{PCLK}$ $0xD: 2^{18} \times t_{PCLK}$ $0xC: 2^{19} \times t_{PCLK}$ $0xB: 2^{20} \times t_{PCLK}$ $0xA: 2^{21} \times t_{PCLK}$ $0xA: 2^{21} \times t_{PCLK}$ $0xA: 2^{22} \times t_{PCLK}$ $0xA: 2^{23} \times t_{PCLK}$ $0xA: 2^{24} \times t_{PCLK}$ $0xA: 2^{25} \times t_{PCLK}$ $0xA: 2^{25} \times t_{PCLK}$ $0xA: 2^{25} \times t_{PCLK}$ $0xA: 2^{25} \times t_{PCLK}$ $0xA: 2^{27} \times t_{PCLK}$ $0xA: 2^{27} \times t_{PCLK}$ $0xA: 2^{29} \times t_{PCLK}$ $0xA: 2^{29} \times t_{PCLK}$ $0xA: 2^{30} \times t_{PCLK}$ $0xA: 2^{30} \times t_{PCLK}$ $0xA: 2^{31} \times t_{PCLK}$	cycles until a system reset occurs if the watchdog	
int_period	3:0	R/W	0	Interrupt Period	cycles until a watchdog timer interrupt is	

Table 9-4: Watchdog Timer Reset Register

Watchdog Timer 0 Reset Register			WDT0_RST		0x0004 [0x04]
Register Field	Bits	Access	Reset	Description	
-	31:8	RO	0	Reserved for Future Use Do not modify this field.	
wdt_rst	7:0	R/W	0	watchdog counter. The follo	



# 10 I2C Master/Slave Serial Communications Peripherals

The microcontroller integrates two I2C peripherals, designated I2C0 and I2C1. The registers for each of the instances are identical with the same offset addresses for each register. For simplicity, I2Cn is used throughout this section to refer to both I2C ports. They each support both Master and Slave modes. The I2C peripherals support standard-mode and fast-mode I2C standards.

The I2C bus is a standardized two-wire, bidirectional serial bus. It uses only two bus lines, a Serial Data Access (SDA) line for data, and a Serial Clock line (SCL) for the clock. SDA and SCL idle high with external pullup resistors. They are pulled low by open-drain drivers in the peripherals. Internal pullup circuits in the I/O pins are able to keep SDA and SDL at a logic high state when all devices are idle, but external pullup resistors are highly recommended for all but the simplest, lowest-capacitance systems.

An I2C master owns the I2C bus for the duration of a transfer, which means it drives the SCL pin and generates START and STOP signals. In slave mode, the device relies on an external master to generate the clock on SCL. An I2C slave responds to data and commands only when an I2C master device addresses it.

For detailed information on I2C bus operation, see Maxim Application Note 4024: SPI/I<sup>2</sup>C Bus Lines Control Multiple Peripherals.

## 10.1 I<sup>2</sup>C Master/Slave Features

Each I<sup>2</sup>C Master/Slave is compliant with the I2C Bus Specification with these features:

- I2C bus specification version 2.1 compliant (100kHz and 400kHz)
- Programmable for both Standard Mode (100 kHz) and Fast Mode (400kHz) data rates
- Multi-master capable, including support for arbitration and clock synchronization
- Supports 7- and 10-bit addressing
- Supports RESTART condition
- Supports clock stretching
- Support for 7- and 10-bit device addressing
- Transfer status interrupts and flags
- DMA data transfer support
- 12C timing parameters fully controllable via firmware
- Glitch filter and Schmitt trigger hysteresis on SDA and SCL
- · Control, status, and interrupt events are available for maximum flexibility

Each I<sup>2</sup>C bus port has a FIFO that supports the following features:

- Independent 8 byte receive FIFO and 8 byte transmit FIFO
- Preloading the TX FIFO
- Programmable threshold TX and RX interrupts

## 10.2 I<sup>2</sup>C Bus Speeds

The I2C peripherals support two I2C clock frequencies: 100kHz Standard mode and 400kHz Fast Mode. All modes are downward compatible and operate at a lower bus speed as necessary.



## **10.3** I<sup>2</sup>C Transfer Protocol Operation

The I<sup>2</sup>C protocol operates over a two-wire bus: a clock circuit (SCL) and a data circuit (SDA). I2C is a half-duplex protocol: only one device is allowed to transmit on the bus at a time. The data rate is not fixed and can dynamically operate up to 100kHz in Standard Mode and up to 400kHz in Fast Mode.

Each transfer is initiated when the bus master sends a START or repeated START condition followed by the address of the slave peripheral. Information is sent most significant bit (MSB) first. Following the slave address, the master exchanges data with the addressed slave. The master can transmit data to the slave (a 'write' operation) or receive data from the slave (a 'read' operation). An acknowledge bit is sent by the receiving device after each byte is transferred. When all necessary data bytes have been transferred, a STOP or RESTART condition is sent by the bus master to indicate the end of the transaction. After the STOP condition has been sent, the bus is idle and ready for the next transaction. After a RESTART condition is sent, the same master begins a new transmission. The number of bytes that can be transmitted per transfer is unrestricted.

### 10.4 START and STOP Conditions

A START condition occurs when a bus master pulls SDA from high to low while SCL is high, and a STOP condition occurs when a bus master allows SDA to be pulled from low to high while SCL is high. Because these are unique conditions that cannot occur during normal data transfer, they are used to denote the beginning and end of the data transfer.

## 10.5 I<sup>2</sup>C Master/Slave Overview

I2C transmit and receive data transfer operations are initiated by first loading the data to be sent in the I2C FIFO by writing data to the I2Cn\_FIFO register. Once the transaction has completed, the data received can be read from the FIFO by reading data from the I2Cn\_FIFO register. If a slave sends a NACK in response to a write operation, the I2C master generates an interrupt to the core. The I2C port can be configured to issue a STOP condition to free the bus.

The receive FIFO contains the received data. If the receive FIFO is full or the transmit FIFO is empty, the I2C master stretches the clock to allow time to read bytes from the receive FIFO or load bytes into the transmit FIFO.

## 10.6 Slave Addressing

The first byte transmitted after a START condition is the slave address byte. If seven-bit addressing is used, the address byte consists of seven address bits and one R/W bit.

The I2C implementation used in this device supports both 7-bit and 10-bit addressing. However, some addresses are reserved for special purposes: for example, 0b0000 0000 is a general call address to every slave on the bus, and 0b0000 0001 is a START byte for slower microcontrollers. If the master sends address 0b1111 1xx1, then it is requesting the device ID of a slave. If the address byte starts with 0b1111 0xxx, then the master is initiating 10-bit addressing mode where xxx are the most significant bits of the 10-bit address.

All addresses that start with 0b0000 xxxx or 0b1111 1xxx are reserved by the I2C specification for special purposes and should not be used for slave addresses.



## 10.7 Acknowledge and Not Acknowledge

An acknowledge bit (ACK) is generated by the receiver, whether I2C master or slave, after every byte received. The ACK bit is how the receiver tells the transmitter that the byte was successfully received, and another byte might be sent.

A Not Acknowledge (NACK) occurs if the receiver does not generate an ACK when the transmitter releases SDA. A NACK allows SDA to float high during the acknowledge time slot. The I2C master can then either generate a STOP condition to abort the transfer, or it can generate a repeated START condition (that is, send a START condition without an intervening STOP condition) to start a new transfer.


A receiver can generate a NACK after a byte transfer if any of the following conditions occur:

- No receiver is present on the bus with the transmitted address. In that case, no device will respond with an acknowledge signal.
- The receiver is unable to receive or transmit because it is busy and is not ready to start communication with the master.
- During the transfer, the receiver receives data or commands it does not understand.
- During the transfer, the receiver is unable to receive any more data.
- If an I2C master has requested data from a slave, it signals the slave to stop transmitting by sending a NACK following the last byte it requires.

### 10.8 Bit Transfer Process

Both SDA and SCL circuits are open-drain, bidirectional circuits. Each has an external pullup resistor that ensures each circuit is high when idle. The I2C specification states that during data transfer, the SDA line can change state only when SCL is low, and that SDA is stable and able to be read when SCL is high as shown in *Figure 10-1*, *below*.

Figure 10-1: I2C Write Data Transfer





The process for an I2C data transfer is as follows:

- 3. A bus master indicates a data transfer to a slave with a START condition.
- 4. The master then transmits one byte with a 7-bit slave address and a single read-write bit: a zero for a write or a one for a read.
- 5. During the next SCL clock following the read-write bit, the master releases SDA. During this clock period, the addressed slave responds with an ACK by pulling SDA low.
- 6. The master senses the ACK condition and begins transferring data. If reading from the slave, it floats SDA and allows the slave to drive SDA to send data. After each byte, the master drives SDA low to acknowledge the byte. If writing to the slave, the master drives data on the SDA circuit for each of the eight bits of the byte, and then floats SDA during the ninth bit to allow the slave to reply with the ACK indication.
- 7. After the last byte is transferred, the master indicates the transfer is complete by generating a STOP condition. A STOP condition is generated when the master pulls SDA from a low to high while SCL is high.

### 10.9 SCL and SDA Bus Drivers

The I2C bus expects SCL and SDA to be open-drain signals. In this device, once the I2C peripheral is enabled and the proper GPIO alternate function is selected, the corresponding pad circuits are automatically configured as open-drain outputs. However, SCL can also be optionally configured as a push-pull driver to conserve power and avoid the need for any pull-up resistor. This should only be used in systems where no I2C slave device can hold SCL low. Push-pull operation is enabled by setting I2Cn\_CTRLO.sclppm to 1. (SDA always operates in open-drain mode.)

## 10.9.1 I<sup>2</sup>C Interrupt Sources

The I<sup>2</sup>C Controller has a very flexible interrupt generator that generates an interrupt signal to the Interrupt Controller on any of several events. On recognizing the I2C interrupt, firmware determines the cause of the interrupt by reading the I<sup>2</sup>C Interrupt Flags registers I2Cn\_INTFLO and I2Cn\_INTFL1. Interrupts can be generated for the following events:

- Transaction Complete (Master/Slave)
- Address NACK received from slave (Master)
- Data NACK received from slave (Master)
- Lost arbitration (Master)
- Transaction timeout (Master/Slave)
- FIFO is empty, not empty, full to configurable threshold level (Master/Slave)
- TX FIFO locked out because it is being flushed (Master/Slave)
- Out of sequence START and STOP conditions (Master/Slave)
- Sent a NACK to an external master because the TX or RX FIFO was not ready (Slave)
- Address ACK or NACK received (Master)
- Incoming address match (Slave)
- TX Underflow or RX Overflow (Slave)

Interrupts for each event can be enabled or disabled by setting or clearing the corresponding bit in the *I2Cn\_INTEN0* or *I2Cn\_INTEN1* interrupt enable register.

Note that disabling the interrupt does not prevent the corresponding flag from bring set, only from generating an interrupt request.

It is recommended that before enabling an interrupt, the status of the corresponding interrupt flag should be checked and, if necessary, serviced or cleared. This prevents a previous interrupt event from interfering with a new I2C communications session.



### 10.9.2 SCL Clock Configurations

The SCL frequency is dependent upon the values of I<sup>2</sup>C peripheral clock and the values of the external resistor and capacitor on the SCL clock line.

Note: An external RC load on the SCL line will affect the target SCL frequency calculation.

Figure 10-2: I<sup>2</sup>C Specification Min and Max Clock Parameters

Parameter	Standa	rd Mode	Fast Mode		
	Min	Max	Min	Max	
SCL Clock Freq.	0	100 kHz	0	400 kHz	
I2C Hold Time	4.0 μs	=	0.6 μs	=	
SCL Hi	4.0 μs	-	0.6 μs	-	
SCL Lo	4.7 μs	=	1.3 μs	=	
TRC Rise Time	-	1000 ns	20 ns	300 ns	

### 10.9.3 Clock Synchronization

The I<sup>2</sup>C specification allows for more than one bus master. When more than one master is on the same bus, clock synchronization between different master's clocks is necessary. The I<sup>2</sup>C Masters support automatic clock synchronization and are compliant with the clock synchronization requirements of the I<sup>2</sup>C specification. Clock synchronization is automatic, and no additional programming is required.

### 10.9.4 Transmit and Receive FIFOs

Each I<sup>2</sup>C master/slave has one 8-byte deep transmit FIFO (TX FIFO) and one 8-byte deep receive FIFO (RX FIFO) that reduces processor overhead. To further speed transfers, the DMA can read and write to each FIFO. When the DMA is used to read and write to the FIFOs, no additional I<sup>2</sup>C configuration is required and interrupts are still sent to the core. See the DMA section for more details.

When the receive FIFO is enabled, received bytes are automatically written to it. If the receive FIFO is full, no more data is written and any newly received bytes are lost.

When the transmit FIFO is enabled, either user firmware or the DMA can provide data to be transmitted. The oldest byte in the FIFO is sent out over SDA only when an ACK signal is received from an addressed slave.

Interrupts can be generated for the following FIFO status:

- TX FIFO level less than or equal to threshold
- RX FIFO level greater than or equal to threshold
- TX FIFO underflow
- RX FIFO overflow
- TX FIFO locked for writing

## 10.10 Clock Stretching

If a slave cannot receive or transmit a complete byte of data, it can force the master into a wait state by clock stretching. Clock stretching is when a slave holds SCL low after an ACK is on the bus. When the slave is ready, it releases the SCL line from low and then resumes the data transfer.

These I<sup>2</sup>C ports can hold SCL low in both master and slave modes after an ACK bit transmission. However, the term "clock stretching" as defined in the I<sup>2</sup>C Bus Specification only applies if performed by a slave device. If a master



holds the SCL line low, the master is technically varying the clock speed. The master can vary the clock speed from DC (0 Hz) up to the maximum  $f_{SCL}$ . For simplicity, this section describes situations where either an external slave or external master holds SCL low.

For clock stretching, SCL is held low after an ACK bit and before the first data bit. This is often done when a receiver cannot receive more data (usually from a full RX FIFO), or a transmitter needs to send more data but is not ready (usually from an empty TX FIFO).

However, during Interactive Receive Mode (IRXM), the receiver begins clock stretching before the ACK bit, allowing firmware time to decide whether to send an ACK or NACK. If operating in IRXM (I2Cn\_CTRLO.irxm=1) as a slave with clock stretching disabled (I2Cn\_CTRLO.sclstrd=1), SCL is not held low. Thus, the burden is on firmware to respond quickly enough to meet the data setup timing requirements as a late ACK could cause a transition on SDA while SCL is high, resulting in an unwanted STOP or RESTART. For these reasons, it is not recommended to use interactive receive mode with slave clock stretching disabled.

For a transmit operation as either master or slave, when the TX FIFO is empty after the last byte is shifted out, SCL is automatically held low until data is written to the TX FIFO. Master transmitters can stop clock stretching in this situation to end the transaction by sending a START or RESTART condition. When a slave transmitter sees an external master end the transaction by sending a NACK, it can then release SDA.

## 10.11 I<sup>2</sup>C Bus Timeout

The Timeout register bit field *I2Cn\_TIMEOUT.to* is used to detect if a bus error has occurred. The Timeout register configures the timeout value from the following equation:

Equation 10-1: I<sup>2</sup>C Timeout Maximum

$$t_{TIMEOUT} \leq \left(\frac{1}{f_{I2C\_CLK}}\right) \times \left((I2C[n]\_TIMEOUT.to \times 8) + 3\right)$$

Because of clock synchronization the timeout is guaranteed to meet the following minimum time:

Equation 10-2: I<sup>2</sup>C Timeout Minimum

$$t_{TIMEOUT} \leq \left(\frac{1}{f_{I2C\ CLK}}\right) \times \left((I2C[n]\_TIMEOUT.to \times 8) + 2\right)$$

The timeout feature is disabled when I2Cn\_TIMEOUT.to = 0 and is enabled for any non-zero value. When the timeout is enabled, the Timeout timer starts counting when SCL is driven low by this I<sup>2</sup>C and resets when SCL is released.

The timeout counter only monitors if the  $I^2C$  port is driving SCL line low. It does not monitor if external  $I^2C$  device is holding it low. The  $I^2C$  peripheral does not monitor the status of the SDA line.

If the timeout timer expires a bus error condition has occurred and the I2Cn peripheral releases both the SCL and SDA lines and sets the timeout error interrupt flag to 1 (I2Cn\_INTFLO.toeri = 1).

For applications where an external device may hold the SCL line low longer than maximum timeout supported, the timeout can be disabled by setting the timeout to 0 (*I2Cn\_TIMEOUT*.to = 0).



## 10.12 I<sup>2</sup>C Addressing

After a START or RESTART condition, an address byte is transmitted where the first seven bits are the address, and the last bit indicates to the slave if the operation is a read or a write.

Table 10-1: I<sup>2</sup>C Address Byte Format

Slave Address Bits R/W Bit		R/W Bit	Description	
0000	000	0	General Call Address	
0000	000	1	START Condition	
0000	001	×	CBUS Address	
0000	010	×	Reserved for different bus format	
0000	011	×	Reserved for future purposes	
0000	1XX	×	HS-mode master code	
1111	1XX	×	Reserved for future purposes	
1111	0XX	×	10-bit slave addressing	

In 7-bit addressing mode, the master sends one address byte. To address a 7-bit address slave, first clear <a href="I2Cn\_MSTR\_MODE">I2Cn\_MSTR\_MODE</a>.sea= 0, then write the address to the TX FIFO formatted as follows where An is address A6:A0.

Master Writing to Slave: 7-bit address: [A6A5A4A3A2A1A0 0]
Master Reading from Slave: 7-bit address: [A6A5A4A3A2A1A0 1]

In 10-bit addressing mode (*I2Cn\_MSTR\_MODE*.sea=1), the first byte the master sends is the 10-bit Slave Addressing byte which includes the first two bits of the 10-bit address, followed by a 0 for the R/W bit. That is followed by a second byte representing the remainder of the 10-bit address. If the operation is a write, this is followed by data bytes to be written to the slave. If the operation is a read, it is followed by a repeated START. Firmware then writes the 10-bit address again with a 1 for the R/W bit. This I<sup>2</sup>C then starts receiving data from the slave device.

If the RX FIFO is not empty and this I<sup>2</sup>C is asked to receive data, this I<sup>2</sup>C sends a NACK and so does not participate in the transaction. The setting of the Do Not Respond bit (*I2Cn\_RXCTRLO*.dnr) controls when the NACK is sent: dnr=1 sends a NACK on the first address byte and generates an interrupt by setting status flag *I2Cn\_INTFLO*.dnreri; dnr=0 sends an ACK on the address bytes but NACKs any following data bytes.

If the TX FIFO is not ready (I2Cn\_TXCTRL1.txrdy = 0) and the controller is asked to send data, it sends a NACK during the first address byte. The setting of the Do Not Respond bit does not affect this, since this is the only opportunity to send a NACK for a read transaction.

## 10.13 I<sup>2</sup>C TX FIFO and RX FIFO Management

There are separate transmit and receive FIFOs, TX FIFO and RX FIFO. Both are accessed using the FIFO Data register *I2Cn\_FIFO*. Writes to this register enqueue data into the TX FIFO. Writes to a full TX FIFO have no effect. Reads from *I2Cn\_FIFO* dequeue data from the RX FIFO. Reads from an empty RX FIFO returns 0xFF.

The TX and RX FIFO will only read or write one byte at a time. Transactions larger than 8 bits can still be performed, however. A 16- or 32-bit write to the TX FIFO stores just the lowest 8 bits of the write data. A 16- or 32-bit read from the RX FIFO will have the valid data in the lowest 8 bits and 0's in the upper bits. In any case, the TX and RX FIFOs will only accept

Both the RX FIFO and TX FIFO are flushed when the I<sup>2</sup>C port is disabled by clearing I2Cn\_CTRLO.i2cen=0.



The TX FIFO and RX FIFO can be flushed by setting the Transmit FIFO Flush bit (*I2Cn\_TXCTRLO*.txfsh=1) or the Receive FIFO Flush bit (*I2Cn\_RXCTRLO*.rxfsh=1), respectively. In addition, the TX FIFO is automatically flushed and locked out from SW writes under the following conditions:

- General Call Address match and TX FIFO Preloading is disabled
- Slave Address match and TX FIFO Preloading is disabled
- Operating as a slave transmitter, and a NACK is received.
- Any of the following interrupts: Arbitration Error, Timeout Error, Master Mode Address NACK, Data NACK Error, Start Error, and STOP Condition Detected.

When the above conditions occur the TX FIFO is flushed so stale data is not unintentionally transmitted. In addition, the Transmit Lockout Flag is set (*I2Cn\_INTFLO*.txloi=1) and writes to the TX FIFO are ignored until firmware acknowledges the external event by clearing *I2Cn\_INTFLO*.txloi.

Flushing the TX FIFO on Slave Address Match or General Call Match can be disabled using the Transmit FIFO Preload bit (I2Cn\_TXCTRLO.txpreld). Setting this bit allows applications to preload the Transmit FIFO prior to a Slave Address Match. This can be combined with Slave Clock Stretching disabled (I2Cn\_CTRLO.sclstrd = 0) to maximize the chance of completing a transmit operation without a transmit underflow error.

### **10.14** Interactive Receive Mode

In some situations, this I<sup>2</sup>C might want to inspect and respond to each byte of received data. In this case, Interactive Receive Mode can be used. Interactive Receive Mode is enabled by setting I<sup>2</sup>Cn\_CTRLO.irxm=1. If Interactive Receive Mode is enabled, it must occur before any I<sup>2</sup>C transfer is initiated.

When Interactive Receive Mode (IRXM) is enabled, after every data byte received this I<sup>2</sup>C automatically holds SCL low before the ACK bit, and after the 8th SCL falling edge sets the IRXM Interrupt Status Flag (I2Cn\_INTFLO.irxmi=1). Firmware can then read the received data and generate appropriate response based on the active low bit I2Cn\_CTRLO.ack. If ack=1, this I<sup>2</sup>C acknowledges with a NACK (leaving SDA high). If ack=0, then this I<sup>2</sup>C acknowledges with an ACK (pulling SDA low).

After deciding on the ACK/NACK response, write a 1 to clear *I2Cn\_INTFL0.irxmi* to 0. This releases SCL and sends an *I2Cn\_CTRL0.ack* value onto SDA. For both master and slave operations, SCL is released only after the necessary SCL low time requirement has been satisfied, to conform with tsu;dat timing.

While this I<sup>2</sup>C is waiting for *I2Cn\_INTFLO.irxmi* to be cleared, firmware can disable Interactive Receive Mode and, if operating as a master, load the remaining number of bytes to be received for the transaction. This allows firmware to examine the initial bytes of a transaction, which might be a command, and then disable Interactive Receive Mode to receive the remaining bytes.

During Interactive Receive Mode, received data is not placed in the RX FIFO. Instead, the *I2Cn\_FIFO* address is repurposed to directly read the receive shift register, bypassing the RX FIFO. Therefore, before disabling Interactive Receive Mode, firmware must first read the data byte from *I2Cn\_FIFO.data*. Otherwise, firmware would read 0xFF from an empty RX FIFO.

Interactive Receive Mode does not apply to address bytes, only to data bytes.

Interactive Receive Mode does not apply to general call address responses or START byte responses.



## 10.15 I<sup>2</sup>C DMA Control

There are independent DMA channels for each TX FIFO and each RX FIFO. DMA activity is triggered by the TX FIFO (I2Cn\_TXCTRLO.txth) and RX FIFO (I2Cn\_RXCTRLO.rxth) threshold levels.

When the TX FIFO byte count (*I2Cn\_TXCTRL1*.txfifo) is less than or equal to the TX FIFO Threshold Level *I2Cn\_TXCTRL0*.txth, then the DMA transfers data into the TX FIFO according to the DMA configuration. To ensure the DMA does not overflow the TX FIFO, the DMA burst size should be set as follows: DMA burst size = TX FIFO Depth - txth = 8 - txth, where 0 <= txth <= 7. Applications trying to avoid transmit underflow and/or clock stretching should use a smaller burst size and higher txth. This fills up the FIFO more often at the expense of more internal bus traffic.

When the RX FIFO count (*I2Cn\_RXCTRL1*.rxfifo) is greater than or equal to the RX FIFO Threshold Level *I2Cn\_RXCTRL0*.rxth, the DMA transfers data out of the RX FIFO according to the DMA configuration. To ensure the DMA does not underflow the RX FIFO, the DMA burst size should be set as follows: DMA burst size = rxth, where 1 <= rxth <= 8. Applications trying to avoid receive overflow and/or clock stretching should use a smaller burst size and lower rxth. This reads the FIFO more often at the expense of more internal bus traffic. Also, for receive operations, the length of the DMA transaction (in bytes) must be an integer multiple of rxth. Otherwise, the receive transaction will end with some data still in the RX FIFO, but not enough to trigger an interrupt to the DMA, leaving the DMA transaction incomplete. One easy way to ensure this for all transaction lengths is to set burst size = rxth = 1.

To enable DMA transfers, enable the TX DMA channel (*I2Cn\_DMA*.txen) and/or the RX DMA channel (*I2Cn\_DMA*.rxen). Refer to the DMA chapter for more information on configuring the DMA.

## 10.16 I<sup>2</sup>C Master Mode Transmit Operation

The peripheral operates in master mode when Master Mode Enable *I2Cn\_CTRLO*.mst=1. To initiate a transfer, the master generates a START condition by setting *I2Cn\_MSTR\_MODE*.start=1. If the bus is busy, it does not generate a START condition until the bus is available.

A master can communicate with two slave devices without relinquishing the bus. Instead of generating a STOP condition after communicating with the first slave, the master generates a Repeated START condition, or RESTART, by setting I2Cn\_MSTR\_MODE.restart=1. If a transaction is in progress, the master finishes the transaction before generating a RESTART. The controller then transmits the slave address stored in the TX FIFO. The I2Cn\_MSTR\_MODE.restart bit is automatically cleared to 0 as soon as the master begins a RESTART condition. The reception of a STOP condition clears any pending RESTART.

I2Cn\_MSTR\_MODE.start is automatically cleared to 0 after the master has completed a transaction and sent a STOP condition.

The master can also generate a STOP condition by setting I2Cn\_MSTR\_MODE.stop=1.

If both START and RESTART conditions are enabled at the same time, a START condition is generated first. Then, at the end of the first transaction, a RESTART condition is generated.

If both RESTART and STOP conditions are enabled at the same time, a STOP condition is not generated. Instead, a RESTART condition is generated. After the RESTART condition is generated, both bits are cleared.

If START, RESTART, and STOP are all enabled at the same time, a START condition is first generated. At the end of the first transaction, a RESTART condition is generated. The I2Cn\_MSTR\_MODE.stop bit is cleared and ignored.



A slave cannot generate START, RESTART, or STOP conditions. Therefore, when Master Mode is disabled, the I2Cn\_MSTR\_MODE.start, I2Cn\_MSTR\_MODE.restart, and I2Cn\_MSTR\_MODE.stop bits are all cleared to 0.

Once a transfer has started by setting I2Cn\_MSTR\_MODE.start =1, settings should not be changed or unpredictable behavior will occur.

### 10.17 I<sup>2</sup>C Master Mode Transmit Bus Arbitration

The I<sup>2</sup>C protocol supports multiple masters on the same bus. When the bus is free, it is possible that two masters might try to initiate communication at the same time. This is a valid bus condition. If this occurs, only one master can remain in master mode and complete its transaction. The other master must back off transmission and wait until the bus is idle. This process is called bus arbitration.

To determine which master wins the arbitration, each master compares the data being transmitted on SDA to the value observed on SDA. If the master attempting to transmit a 1 on SDA (that is, the master wants SDA to float) senses a 0 instead, that master concludes that it has lost arbitration because another master is transmitting a 0 onto SDA. It then cedes the bus by switching off its SDA driver.


Note that this arbitration scheme works with any number of bus masters: if more than two masters begin transmitting simultaneously, the arbitration continues as each master cedes the bus until only one master remains transmitting. Data is not corrupted because as soon as each master realizes it has lost arbitration it stops transmitting, leaving the data on SDA intact.


Once a master has lost arbitration it stops generating SCL, sets I2Cn INTFLO.areri, and clears I2Cn MSTR MODE.start, I2Cn MSTR MODE.restart, and I2Cn MSTR MODE.stop to 0.

The I<sup>2</sup>C master peripheral is compliant with the bus arbitration requirements of the I<sup>2</sup>C specification. I<sup>2</sup>C bus arbitration is automatic, and no additional programming is required.

### 10.18 SCL Clock Generation

The master generates the I<sup>2</sup>C clock on the SCL line. The I<sup>2</sup>C clock base is supplied by the clock signal I2C CLKIN.





The SCL high time is configured in the I2C Clock High Time register I2Cn CLKHI.ckh. The SCL low time is configured in the I<sup>2</sup>C Clock Low Time register I2Cn\_CLKLO.ckl.

```
SCL High Time = I2C_CLKIN * (ckh+1)
SCL Low Time = I2C CLKIN * (ckl+1)
```



During synchronization, external masters or external slaves may be driving SCL simultaneously. This affects the SCL duty cycle. By monitoring SCL, the controller can determine whether an external master or slave is holding SCL low. In either case, the controller waits until SCL is high before starting to count the number of SCL high cycles. Similarly, if an external master pulls SCL low before the controller has finished counting SCL high cycles, then the controller starts counting SCL low cycles and releases SCL once the time period, *I2Cn\_CLKLO*.ckl, has expired.

Because the controller does not start counting the high/low time until the input buffer detects the new value, the actual clock behavior is based on many factors. These include bus loading, other devices on the bus holding SCL low, and the filter delay time of this device.

## 10.19 TX FIFO Preloading

There may be situations where, when operating as a slave, firmware wants to preload the TX FIFO prior to a transmission, such as when clock stretching is disabled. Firmware may also want to respond to an external master requesting data by sending a NACK until the requested data is ready to transmit, rather than sending an ACK but then holding the bus low. By default, however, address match or general call match clears the TX FIFO, preventing firmware from preloading data. When needed, firmware can change this behavior by enabling TX FIFO Preloading.

To preload the TX FIFO, first set <code>/2Cn\_TXCTRLO.txpreld</code> = 1. This disables the automatic TX FIFO Lock in response to an Address Match or General Call interrupt. Instead of always sending an ACK for a transmit request, firmware controls if to ACK via the TX Ready bit (<code>/2Cn\_TXCTRL1.txrdy</code>).

Upon enabling TX FIFO Preloading, clear txrdy = 0. The device will then NACK any read transaction from an external master. During this time, firmware can prepare for the transmit by filling TX FIFO with data and enabling DMA or interrupts as needed. When ready, firmware then sets txrdy=1. The device will now send an ACK on the next read request and begin transmitting data. Once a data byte has been transmitted, the hardware automatically clears txrdy.

Error conditions and receiving a NACK at the end of a slave transmit operation still locks and flushes the TX FIFO.

## **10.20** Master Mode Receiver Operation

When in Master Mode, initiating a Master Receiver operation begins with the following sequence:

- 8. Write the number of data bytes to be received to I2Cn RXCTRL1.rxcnt.
- 9. Write the Slave Address to the TX FIFO with the R/W bit set to 1
- 10. Send a START condition by setting I2Cn MSTR MODE.start = 1
- 11. Slave address is automatically pushed out of the TX FIFO
- 12. This I2C receives an ACK from the slave, setting I2Cn\_INTFLO.adracki = 1
- 13. This I2C receives data from the slave and automatically replies with an ACK to each.
- 14. Once rxcnt data bytes have been received, this I2C sends a NACK to the slave and sets the Transfer Done Interrupt Status Flag I2Cn\_INTFLO.donei
- 15. If I2Cn\_MSTR\_MODE.restart or I2Cn\_MSTR\_MODE.stop is set, then this I2C sends a repeated START or STOP, respectively.



# 10.21 I<sup>2</sup>C Registers

Refer to the *Peripheral Register Map* section for the I2CO and I2C1 Register Base Addresses.

Table 10-2: I2C Registers

Register Name	Address	Access	Description
I2Cn_CTRL0	[0x0000]	R/W	I <sup>2</sup> C Control 0 Register
I2Cn_STATUS	[0x0004]	RO	I <sup>2</sup> C Status Register
I2Cn_INTFL0	[8000x0]	R/W1C	I <sup>2</sup> C Interrupt Flags 0 Register
I2Cn_INTEN0	[0x000C]	R/W	I <sup>2</sup> C Interrupt Enable 0 Register
I2Cn_INTFL1	[0x0010]	R/W1C	I <sup>2</sup> C Interrupts Flags 1 Register
I2Cn_INTEN1	[0x0014]	R/W	I <sup>2</sup> C Interrupts Enable 1 Register
I2Cn_FIFOLEN	[0x0018]	RO	I <sup>2</sup> C FIFO Length Register
I2Cn_RXCTRL0	[0x001C]	R/W	I <sup>2</sup> C Receive Control 0 Register
I2Cn_RXCTRL1	[0x0020]	R/W	I <sup>2</sup> C Receive Control 1 Register 1
I2Cn_TXCTRL0	[0x0024]	R/W	I <sup>2</sup> C Transmit Control 0 Register 0
I2Cn_TXCTRL1	[0x0028]	R/W	I <sup>2</sup> C Transmit Control 1 Register 1
I2Cn_FIFO	[0x002C]	R/W	I <sup>2</sup> C Transmit and Receive FIFO Register
I2Cn_MSTR_MODE	[0x0030]	R/W	I <sup>2</sup> C Master Mode Register
I2Cn_CLKLO	[0x0034]	R/W	I <sup>2</sup> C Clock Low Time Register
I2Cn_CLKHI	[0x0038]	R/W	I <sup>2</sup> C Clock High Time Register
I2Cn_TIMEOUT	[0x0040]	R/W	I <sup>2</sup> C Timeout Register
I2Cn_SLADDR	[0x0044]	R/W	I <sup>2</sup> C Slave Address Register
I2Cn_DMA	[0x0048]	R/W	I <sup>2</sup> C DMA Enable Register

Table 10-3: I<sup>2</sup>C Control Registers 0

I <sup>2</sup> C Control 0 Register				I2Cn_CTRL0	[0x0000]	
Bits	Name	Access	Reset	Description		
31:16	-	R/W	0	Reserved for Future Use Do not modify.		
15	hsmode	R/W	-	High Speed Mode This field must always be set to 0. High speed mode is not supported.		
14	-	R/W	0	Reserved for Future Use Do not modify.		
13	scl_ppm	R/W	0	SCL Push-Pull Mode Enable  0: SCL operates in standard I <sup>2</sup> C open-drain mode  1: SCL operates in push-pull mode without the need for a pull-up resistor.  Only recommended when this I <sup>2</sup> C is a Master, and slaves will never drive SCL low.		
12	scl_strd	R/W	0	SCL Clock Stretch Control  0: Enable Slave clock stretching  1: Disable Slave clock stretching		
11	read	R	0	Read/Write Bit Status Returns the logic level of the R/W bit on an incoming address match (ami=1) or general call match (gci=1). This bit is valid for three SCL clock cycles after the address match status flag is set.		



I <sup>2</sup> C Control 0 Register				I2Cn_CTRL0 [0x0000]		
Bits	Name	Access	Reset	Description		
10	swoe	R/W	0	Software output Enabled When set, pins SDA and SCL are directly controlled by the fields sdao and sclo.		
9	sda	R	-	SDA Status Returns the current logic level of the SDA pin		
8	scl	R	-	SCL Status Returns the current logic level of the SC	L pin	
7	sdao	R/W	0	SDA Pin Control 0: Pull SDA Low 1: Release SDA		
				Note: Only valid when swoe=1		
6	sclo	R/W	0	SCL Pin Control 0: Pull SCL low 1: Release SCL		
				Note: Only valid when swoe=1		
5	-	R/W	0	Reserved for Future Use Do not modify.		
4	ack	R/W	0	Interactive Receive Mode Acknowledge 0: Respond to IRM with ACK 1: Respond to IRM with NACK		
3	irxm	R/W	0	Interactive Receive Mode (IRXM) When receiving data, allows for an IRM interrupt after each received data byte. This I <sup>2</sup> C can respond with an ACK or NACK. See the IRM section for more information. This bit must only be set while the bus is idle.  0: Disable Interactive Receive Mode  1: Enable Interactive Receive Mode		
2	gcen	R/W	0	General Call Address Enable 0: Ignore General Call Address 1: Acknowledge General Call Address		
1	mst	R/W	0	Master Mode Enable 0: Slave Mode Enabled 1: Master Mode Enabled		
0	i2cen	R/W	0	I <sup>2</sup> C Enable  0: I <sup>2</sup> C Disabled  1: I <sup>2</sup> C Enabled		

## Table 10-4: I<sup>2</sup>C Status Registers

I <sup>2</sup> C Status Register				I2Cn_STATUS [0x0004]		
Bits	Name	Access	Reset	Description		
31:6	-	R/W	-	Reserved for Future Use Do not modify this field.		
5	ckmd	RO	0	SCL Drive Status  0 = Device not driving SCL  1 = Device is a Master. It is actively driving SCL.		
4	txf	RO	0	TX FIFO Full  0: TX FIFO is not full  1: TX FIFO full		



I <sup>2</sup> C Status	s Register			I2Cn_STATUS [0x0004]				
Bits	Name	Access	Reset	Description				
3	txe	RO	1	TX FIFO Empty 0: TX FIFO is not empty 1: TX FIFO is empty				
2	rxf	RO	0	RX FIFO Full  0: RX FIFO not full  1: RX FIFO Full				
1	rxe	RO	1	RX FIFO Empty 0: RX FIFO is not empty 1: RX FIFO is empty				
0	busy	RO	0	Bus Busy 0: Bus is idle 1: Bus is busy				

Table 10-5: I<sup>2</sup>C Interrupt Status Flags Registers 0

I <sup>2</sup> C Interr	upt Status Flag	s 0 Register		I2Cn_INTFL0	[0x0008]
Bits	Name	Access	Reset	Description	
31:16	-	R/W	0	Reserved for Future Use Do not modify.	
15	txloi	R/W1C	0	TX FIFO Locked Out Status Flag  1 = TX FIFO is locked out and writes are ignored.  This occurs while flushing the TX FIFO. The TX FIFO is flushed by firmware by setting I2Cn_TXCTRLO.txfsh=1. It is also flushed by other I2C conditions. See the section on FIFO Management for details.	
14	stoperi	R/W1C	0	Out of Sequence STOP condition detected S	tatus Flag
13	strteri	R/W1C	0	Out of Sequence START condition detected	Status Flag
12	dnreri	R/W1C	0	Slave Mode Do Not Respond Status Flag This occurs if an address match is made, but the TX FIFO or RX FIFO is not ready.	
11	dateri	R/W1C	0	Master Mode Received Data NACK from Slave Status Flag	
10	adreri	R/W1C	0	Master Mode Received Address NACK from	Slave Status Flag
9	toeri	R/W1C	0	Timeout Error Status Flag This occurs when this device holds SCL low lotimeout value. Applies to both Master and Sl	
8	arberi	R/W1C	0	Master Mode Arbitration Lost Status Flag	
7	adracki	R/W1C	0	Received Address ACK from Slave Status Fla	g
6	stopi	R/W1C	0	STOP Condition Detected Status Flag	
5	txthi	RO	1	TX FIFO Less Than or Equal Threshold Level	Status Flag <sup>1</sup>
4	rxthi	RO	1	RX FIFO Greater Than or Equal Threshold Le	vel Status Flag <sup>1</sup>
3	ami	R/W1C	0	Slave Mode Incoming Address Match Status	Flag
2	gci	R/W1C	0	Slave Mode General Call Address Match Red	ceived Status Flag
1	irxmi	R/W1C	0	Interactive Receive Mode Status Flag	
0	donei	R/W1C	0	Transfer Done Status Flag This flag is set for both transmit and receive after an ACK is received or sent.	operations on the SCL falling edge



Table 10-6: I<sup>2</sup>C Interrupt Enable 0 Registers

I <sup>2</sup> C Interr	upt Enable 0 Re	egister		I2Cn_INTEN0	[0x000C]		
Bits	Name	Access	Reset	Description			
31:16	-	R/W	0	Reserved for Future Use Do not modify.			
15	txloie	R/W	0	TX FIFO Locked Out Interrupt Enable			
14	stoperie	R/W	0	Out of Sequence STOP condition detected	Interrupt Enable		
13	strterie	R/W	0	Out of Sequence START condition detected	I Interrupt Enable		
12	dnrerie	R/W	0	Slave Mode Do Not Respond Interrupt Ena	ble		
11	daterie	R/W	0	Master Mode Received Data NACK from Slave Interrupt Enable			
10	adrerie	R/W	0	Master Mode Received Address NACK from Slave Interrupt Enable			
9	toerie	R/W	0	Timeout Error Interrupt Enable			
8	arberie	R/W	0	Master Mode Arbitration Lost Interrupt En	able		
7	adrackie	R/W	0	Received Address ACK from Slave Interrupt	t Enable		
6	stopie	R/W	0	STOP Condition Detected Interrupt Enable			
5	txthie	R/W	0	TX FIFO Less Than or Equal Threshold Level	Interrupt Enable		
4	rxthie	R/W	0	RX FIFO Greater Than or Equal Threshold Lo	evel Interrupt Enable		
3	amie	R/W	0	Slave Mode Incoming Address Match Inter	rupt Enable		
2	gcie	R/W	0	Slave Mode General Call Address Match Re	Slave Mode General Call Address Match Received Interrupt Enable		
1	irxmie	R/W	0	Interactive Receive Interrupt Enable			
0	doneie	R/W	0	Transfer Done Interrupt Enable			

## Table 10-7: I<sup>2</sup>C Interrupt Status Flags 1 Registers

I <sup>2</sup> C Interr	I <sup>2</sup> C Interrupt Status Flags 1 Register				I2Cn_INTFL1	[0x0010]	
Bits	Name	Access	Reset	Description			
31:2	-	R/W	_	Reserved for Future Use			
1	txufi	R/W1C	0	This flag is se	_	ata in Slave Mode, the TX FIFO is by sending an ACK at the end of a	
0	rxofi	R/W1C	0	Slave Mode RX FIFO Overflow Status Flag This flag is set when the I2C is receiving data in Slave Mode, the last bit of data is received, and the RX FIFO is full.			

# Table 10-8: I<sup>2</sup>C Interrupt Enable Registers 1

I <sup>2</sup> C Interr	upt Enable 1 Re	gister			I2Cn_INTEN1	[0x0014]	
Bits	Name	Access	Reset	Description			
31:2	=	R/W	0	Reserved for Future Use			
1	txufie	R/W	0	Slave Mode TX FIFO Underflow Interrupt Enable			
0	rxofie	R/W	0	Slave Mode RX FIFO Overflow Interrupt Enable			

### Table 10-9: I<sup>2</sup>C FIFO Length Registers

I <sup>2</sup> C FIFO Length Register					I2Cn_FIFOLEN	[0x0018]
Bits	Name	Access	Reset	Description		
31:16	=	R/W	0	Reserved for	Future Use	



I <sup>2</sup> C FIFO L	ength Register				I2Cn_FIFOLEN	[0x0018]	
Bits	Name	Access	Reset	Description			
15:8	txlen	RO	8	TX FIFO Leng The TX FIFO	<b>gth</b> is 8 bytes deep. This is a hardwa	re constant.	
7:0	rxlen	RO	8	RX FIFO Leng The RX FIFO	<b>gth</b> is 8 bytes deep. This is a hardwa	re constant.	

### Table 10-10: I<sup>2</sup>C Receive Control Registers 0

I <sup>2</sup> C Recei	ve Control Regist	er 0			I2Cn_RXCTRL0	[0x001C]		
Bits	Name	Access	Reset	Description	Description			
31:12	-	R/W	0	Reserved for Future Use Do not modify.				
11:8	rxth	R/W	0	RX FIFO Threshold Level When the RX FIFO level is greater than or equal to rxth bytes, the interrupt flag I2Cn_INTFL0.rxthi is set.				
7	rxfsh	R/W10	0	Flush RX FIFO  1: Flush the RX FIFO  This bit is self-clearing after the RX FIFO is flushed. Writing a 0 has no effect.				
6:1	=	R/W	0	Reserved Do not m	<b>for Future Use</b> odify.			
0	dnr	R/W	0	trans subse FIFO 1: If the	RX FIFO contains data and an exaction, respond to an address madequent data byte(s). (No addition) RX FIFO contains data and a madeaction, do not respond to an additional contains data and a madeaction, do not respond to an additional contains data.	nal data is written into the RX ster requests a WRITE		

### Table 10-11: I<sup>2</sup>C Receive Control 1 Registers

I <sup>2</sup> C Receiv	ve Control 1 Regis	ter			I2Cn_RXCTRL1	[0x0020]
Bits	Name	Access	Reset	Description		
31:12	-	R/W	0	Reserve Do not r	<b>d for Future Use</b> nodify.	
11:8	rxfifo	R	0		Byte Count Status the number of bytes currently in	n the RX FIFO. Valid values are 0x0
7:0	rxcnt	R/W	1	RX FIFO Transaction Byte Count Configuration When in Master Mode, write the number of bytes to be received in a transaction from 1 to 256. 0x00 represents 256.		

## Table 10-12: I<sup>2</sup>C Transmit Control Registers 0

I <sup>2</sup> C Transmit Control Register 0				I2Cn_TXCTRL0	[0x0024]
Bits	Name	Access	Rese	Description	
31:12	-	R/W	_	Reserved for Future Use Do not modify.	



I <sup>2</sup> C Trans	mit Control Registe	r 0			I2Cn_TXCTRL0 [0x0024]		
Bits	Name	Access	Res	et	Description		
11:8	txth	R/W	0		<b>TX FIFO Threshold Level</b> When the TX FIFO level is less than or equal to this many bytes, interrupt status flag I2Cn_INTFLO.txthi is set.		
7	txfsh	R/W1O	0		TX FIFO Flush  1: Flush the TX FIFO  Note: Hardware automatically clears the when the flush is completed.  If I2Cn_INTFL0.txloi = 1, then I2Cn_TXC	Í	
6:1	-	R/W	0		Reserved for Future Use Do not modify.		
0	txpreld	R/W	0		TX FIFO Preload Mode Enable  0: Normal operation. An address mat Call address match, will flush and written and set I2Cn_INTFL0.txloi.  1: TX FIFO Preload Mode. An address General Call address match, will not I2Cn_INTFL0.txloi. This allows firm FIFO. The status of the I2C is contributed.	ock the TX FIFO so it cannot be match in Slave Mode, or a ot lock the TX FIFO and will not set ware to preload data into the TX	

Table 10-13: I<sup>2</sup>C Transmit Control Registers 1

I <sup>2</sup> C Trans	mit Control Regi	ster 1		I2Cn_TXCTRL1 [0x0028]			
Bits	Name	Access	Reset	Description			
31:12	-	R/W	0	Reserved for Future Use Do not modify.			
11:8	txfifo	R	0x0	Transmit FIFO Byte Count Status Contains the number of bytes in the TX FIFO			
7:2	-	R/W	0	Reserved for Future Use Do not modify.			
1	txlast	R/1	0	Slave Mode Transmit Last This bit decides what to do if the I2C is in Sla Master, and the TX FIFO is empty.  0: Hold SCL low. This pauses transmission FIFO.  1: End transaction by releasing SCL. Cleared on a STOP/RESTART condition, or if FIFO locked for writing).	until data is written to the TX		
0	txrdy	R/1	1	Transmit FIFO Preload Ready Status When TX FIFO Preload Mode is enabled, this While this bit is 0, if this I2C is requested as a with a NACK. Once this I2C is ready (firmwar configured the DMA, etc) firmware must set ACK. When TX FIFO Preload Mode is disabled, this behaves normally.	a slave transmitter, it responds re has preloaded the TX FIFO, this bit to 1 so this I2C can then		



Table 10-14: I<sup>2</sup>C Data Registers

I <sup>2</sup> C Data Register			I2Cn_FIFO		[0x002C]
Bits	Name	Access	Reset	Description	
31:8	-	R/W	0	Reserved for Future Use Do not modify.	
7:0	data	R/W	0xFF	Reads from this register pops Writes to this register pushes Reading from an empty RX FI Writes to a full TX FIFO are ig	data onto the TX FIFO. FO returns 0xFF.

Table 10-15: I<sup>2</sup>C Master Mode Control Registers

I <sup>2</sup> C Mast	er Mode Control Reg	ister	I2Cn_MSTR_MODE		[0x0030]
Bits	Name	Access	Reset	Description	
31:8	-	R/W	0	Reserved for Future Use Do not modify.	
7	sea	R/W	0	Slave Extended Addressin 0: Send a 7-bit address 1: Send a 10-bit address	to the slave
6:3	-	R/W	0	Reserved for Future Use Do not modify.	
2	stop	R/W10	0	Send STOP Condition 1: Send a STOP Condition  Note: This bit is automatically cleared by hardware when the STOP condition begins.	
1	restart	R/W10	0	Send Repeated START Condition After sending data to a slave, instead of sending a STOP condition the master may send another START to retain control of the bus.  1: Send a Repeated START  Note: This bit is automatically cleared by hardware when the	
0	start	R/W10	0	repeated START condition begins.  Start Master Mode Transfer  1: Start Master Mode Transfer  Note: This bit is automatically cleared by hardware when the transfer is completed or aborted.	

# Table 10-16: I<sup>2</sup>C SCL Low Control Register

I <sup>2</sup> C Clock Low Control			I2Cn_CLKLO		[0x0034]
Bits	Name	Access	Reset	Description	
31:9	-	R/W	0	Reserved for Future Use Do not modify.	
8:0	scl_lo	R/W	1	Clock Low Time In Master Mode, this contact $t_{SCL\_LOW}$ Note: 0 is not a valid setti	$= f_{I2C\_CLK} \times (scl\_lo + 1)$



Table 10-17: I<sup>2</sup>C SCL High Control Register

I <sup>2</sup> C Clock High Control Register		r	I2Cn_CLKHI		[0x0038]
Bits	Name	Access	Reset	Description	
31:9	-	R/W	0	Reserved for Future Use Do not modify.	
8:0	scl_hi	R/W	1	In both Master and Slave	$= \frac{1}{f_{12C\_CLK}} \times (scl\_hi + 1)$ Mode, this also configures the time SCL is sloaded from the TX FIFO or after firmware citive Receive Mode.

### *Table 10-18: I<sup>2</sup>C Timeout Registers*

I <sup>2</sup> C Time	I <sup>2</sup> C Timeout Register			Cn_TIMEOUT	[0x0040]	
Bits	Name	Access	Reset	Description		
31:16	1	R/W	0	Reserved for Future Use		
15:0	to	R/W	0	bus timeout error. The I2Cn peripheral timeout the I2Cn peripheral release prior to the timeout num condition is set (I2Cn_INT releases the SCL and SDA 0: Timeout disabled. All other values result in $t_{\it BUS}$	ber of I2C clock cycles desired to cause a out timer starts when it pulls SCL low. After ses the line, if the line is not pulled high ber of I2C clock cycles, a bus error FLO.toeri = 1) and the I2Cn peripheral	

# Table 10-19: I<sup>2</sup>C Slave Address Register

I <sup>2</sup> C Slave Address Register			I2Cn_SLADDR		[0x0044]
Bits	Name	Access	Reset	Description	
31:16	-	R/W	0	Reserved for Future Use Do not modify.	
15	ea	R/W	0	Slave Mode Extended Address Select When this I2C is operating in Slave Mode, this bit selects whether sla contains a 7-bit or 10-bit address.  0: 7-bit addressing 1: 10-bit addressing	
14:10	-	R/W	0	Reserved for Future Use Do not modify.	
9:0	sla	R/W	0	Slave Mode Slave Addres When this I2C is operating address of this I2C.	ss g in Slave Mode, this contains the slave



# Table 10-20: I<sup>2</sup>C DMA Register

I <sup>2</sup> C DMA Register			I2Cn_DMA		[0x0048]
Bits	Name	Access	Reset	Description	
31:2	-	R/W	0	Reserved for Future Use	
1	rxen	R/W	0	RX DMA Channel Enable 0: Disable RX DMA chan 1: Enable RX DMA chan	
0	txen	R/W	0	TX DMA Channel Enable 0: Disable TX DMA chan 1: Enable TX DMA chann	



# 11 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is a highly configurable, synchronous communications peripheral that interfaces to SPI devices and supports both Master and Slave modes. There are two standard SPI ports, designated SPI0 and SPI1.


### 11.1 SPI Port 0

#### Features:


- Four SPI modes (mode 0, 1, 2, and 3)
- Master, Multi-Master, and Slave modes
- Wakeup from low power modes based on configurable Transmit and Receive FIFO Levels
- One Slave Select (SS) control line for SPIO with programmable polarity
- Up to four Slave Select (SS) control lines for SPI1 with programmable polarity
- Programmable Serial Clock (SCLK) frequency and duty cycle
- 32-byte Transmit FIFO, 32-byte Receive FIFO

Figure 11-1: SPI Modes of Operation


Four-Wire Single-Mode SPI




Three-Wire Single-Mode SPI



Three-Wire Dual-Mode SPI



Three-Wire Quad-Mode SPI





Common SPI Signals (see Figure 11-1, above):

- SS = Slave Select (configurable as active low or active high)
  - SPIO supports one Slave Select line
  - SPI1 supports up to 4 Slave Select lines
- SCLK = Serial Clock
- MOSI = Master Out Slave In.
  - Serial data pin. When in SPI Master mode, this pin is a serial data output. When in SPI Slave mode, this pin is a serial data input.
- MISO = Master In Slave Out.
  - Serial data pin. When in SPI Master mode, this pin is a serial data input. When in SPI Slave mode, this pin is a serial data output.
- SDIO = Serial Data I/O. Bidirectional serial data pin.

The following SPI connection modes are supported:

- Three wire SPI: SS, SCLK, SDIO
- Four wire SPI: SS, SCLK, MOSI, MISO

### 11.2 Configuration

Before configuring the SPI peripheral, first disable the SPI port by clearing the register bit SPIn\_CTRLO.spi\_en.

With the SPI peripheral disabled, configure the SPI port for master mode ( $SPIn\_CTRL0.mm\_en = 1$ ) or for slave mode ( $SPIn\_CTRL0.mm\_en = 0$ ).

Next, configure communication specific parameters such as clock phase, width, number of bits per character, and signal polarity using the *SPIn\_CTRL2* and *SPIn\_SS\_TIME* registers.

Clock scaling and duty cycle control are configured with SPIn\_CLK\_CFG.

Interrupt events are configured using the SPIn\_INT\_EN register.

Wakeup events are configured using the SPIn WAKE EN register.

The DMA is configured using SPIn\_DMA.

If the SPI is configured in Master Mode, configure SPIn\_CTRLO to set Master Mode parameters including the SS signals.

Enable the Transmit FIFO if transmitting data and the Receive FIFO

If transmitting data, load data to the transmit FIFO.

Set SPIn CTRLO.start=1 to begin a Master Mode transmission.

Do not modify the SPI timing registers while a SPI transaction is in progress. Modifying any SPI timing register while a SPI transfer is in progress will result in an invalid SPI communication transaction.

To prevent a stall condition when in Master Mode, ensure that the transmit FIFO does not empty until the entire transmission is complete.



#### 11.2.1 FIFOs

The Transmit FIFO hardware is 32 bytes deep. The write data width can be 8-, 16- or 32-bits wide. A 16-bit write queues a 16-bit word to the FIFO hardware. A 32-bit write queues two 16-bit words to the FIFO hardware with the least significant word dequeued first. Bytes must be written to two consecutive byte addresses, with the odd byte as the most significant byte, and the even byte as the least significant byte. The FIFO logic waits for both the odd and even bytes to be written to this register space before dequeuing the 16-bit result to the FIFO.

The Receive FIFO hardware is 32 bytes deep. Read data width can be 8-, 16- or 32-bits. A byte read from this register dequeues one byte from the FIFO. A 16-bit read from this register dequeues two bytes from the FIFO, least significant byte first. A 32-bit read from this register dequeues four bytes from the FIFO, least significant byte first.

### 11.2.2 Interrupts and Wakeups

The SPI supports multiple interrupt sources. Interrupt source events can come from the FIFOs, the SS and SR signals, and SPI status. Status flags for each interrupt are set regardless of the state of the interrupt enable bit for that event. The event happens once when the condition is satisfied. The status flag must be cleared by firmware by writing a 1 to the interrupt flag.



The following FIFO interrupts are supported:

- Transmit FIFO Empty
- Transmit FIFO Level crossed. Level is set by firmware.
- Receive FIFO Full
- Receive FIFO Level crossed. Level is set by firmware.
- Transmit FIFO Underrun (Slave mode only, Master mode will stall the clock)
- Transmit FIFO Overrun
- Receive FIFO Underrun
- Receive FIFO Overrun (Slave Mode only, Master Mode will stall the clock)

The SPI supports interrupts for the internal state of the SPI as well as external signals. The following transmission interrupts are supported:

- SS Asserted or Deasserted
- Transmission Done
- Slave Mode Transaction Aborted
- Multi-Master Fault

Each SPI has four Wakeup (WAKE) sources that can wakeup the ARM processor from low-power mode when the WAKE event occurs. The following wakeup events are supported:

- Wake on RX FIFO Full
- Wake on TX FIFO Empty
- Wake on RX FIFO Level crossed
- Wake on TX FIFO Level crossed

# 11.3 Timing Diagrams

The following waveform diagrams show SPI communications in each of the four SPI modes.



#### 11.3.1 SPI Mode 0

Figure 11-2: SPI Mode 0, Four-Wire Communication





Figure 11-3: SPI Mode 0, Three-Wire Communication



### 11.3.2 SPI Mode 1

Figure 11-4: SPI Mode 1, Four-Wire Communication







Figure 11-5: SPI Mode 1, Three-Wire Communication



### 11.3.3 SPI Mode 2

Figure 11-6: SPI Mode 2, Four-Wire Communication





Figure 11-7: SPI Mode 2, Three-Wire Communication





#### 11.3.4 SPI Mode 3

Figure 11-8: SPI Mode 3, Four-Wire Communication





Figure 11-9: SPI Mode 3, Three-Wire Communication



# 11.4 SPI Master Registers

Refer to Table 2-1: APB Peripheral Base Address Map for the SPI Master (SPIO and SPI1) Base Peripheral Address.

Table 11-1: SPIn Master Register Addresses and Descriptions

Offset	Register Name	Access	Description
[0x0000]	SPIn_DATA	R/W	SPI FIFO Data Register
[0x0004]	SPIn_CTRL0	R/W	SPI Master Signals Control Register
[0x0008]	SPIn_CTRL1	R/W	SPI Transmit Packet Size Register
[0x000C]	SPIn_CTRL2	R/W	SPI Static Configuration Register
[0x0010]	SPIn_SS_TIME	R/W	SPI Slave Select Timing Register
[0x0014]	SPIn_CLK_CFG	R/W	SPI Master Clock Configuration Register
[0x001C]	SPIn_DMA	R/W	SPI DMA Control Register
[0x0020]	SPIn_INT_FL	R/W10	SPI Interrupt Status Flags Register
[0x0024]	SPIn_INT_EN	R/W	SPI Interrupt Enable Register
[0x0028]	SPIn_WAKE_FL	R/W10	SPI Wakeup Status Flags Register
[0x002C]	SPIn_WAKE_EN	R/W	SPI Wakeup Enable Register
[0x0030]	SPIn_STAT	RO	SPI Active Status Register



Table 11-2: SPI FIFO Data Registers

SPIn FIFO	Data Register			SPIn_DATA [0x0000]		
Bits	Name	Access	Reset	Description		
31:0	-	R/W	0	SPI FIFO Data Register Reads dequeue data off the receive FIFO. Writes queue data onto the transmit FIFO. Reads and writes with this register are in 1		

Table 11-3: SPI Master Signals Control Registers

SPI Maste	r Signals Contr	ol Register		SPIn_CTRL0	[0x0004]		
Bits	Name	Access	Rese	t Description			
31:20	-	R/W	0	Reserved for Future Use Do not modify this field.			
19:16	ss_sel	R/W	0	which SS signal is active when the new More than one SS output can be asse	This field applies to SPI1 only. For SPI0, there is only one Slave Select line. Selects which SS signal is active when the next transaction is started (SPIn_CTRLO.start = 1). More than one SS output can be asserted by setting the appropriate bits in this field, for example, to use SPI1_SSO and SPI1_SS3 for a transaction, write 0b1001 to this field.  0b0001: SPI1_SSO 0b0010: SPI1_SS1 0b0100: SPI1_SS2		
				Note: This field is only used when the (SPIn_CTRLO.mm_en = 1).	SPI1 is configured for Master Mode		
15:9	-	R/W	0	Reserved for Future Use Do not modify this field.			
8	ss_ctrl	R/W	0		Master Slave Select Control  0: Slave Select is deasserted at the end of a transmission  1: Slave Select stays asserted at the end of a transmission		
7:6	-	R/W	0	Reserved for Future Use Do not modify this field.			
5	start	R/WAC	0	complete before writing a 1. This bit is cleared by hardware. Wri	Master Start Data Transmission  1: Master initiates a data transmission. Ensure that all pending transactions are complete before writing a 1.  This bit is cleared by hardware. Writing a 0 is ignored.  Note: At least 1 byte must be loaded in the TX FIFO prior to setting this bit to 1		
				(SPIn_CTRLO.mm_en = 1).			
4	ss_io		0	Master Slave Select Signal Direction 0: Slave Select is an output 1: Slave Select is an input  Note: This field is only used when the (SPIn_CTRLO.mm_en = 1).	SPI is configured for Master Mode		
3:2	-	R/W	0	Reserved for Future Use Do not modify this field.			



SPI Maste	SPI Master Signals Control Register			SPIn_CTRL0 [0x0004]		[0x0004]	
Bits	Name	Access	Rese	et Description	Description		
1	mm_en	R/W	0	Write this field to 0 to operat an SPI master.	This field selects between slave mode and master mode operation for the SPI port. Write this field to 0 to operate as an SPI slave. Setting this field to 1 sets the port as an SPI master.  0: SPI port is in Slave Mode.		
0	spi_en	R/W	0	·		ce. Setting this field disables the SPI port, but receive or transmit FIFOs or other SPI registers.	

Table 11-4: SPI Transmit Packet Size Register

SPI Transmit Packet Size Register				SPIn_CTRL1	[0x0008]		
Bits	Name	Access	Reset	t Description			
31:16	rx_num_char	R/W	0	Number of Receive Characters  Number of characters to receive in RX FIFO.  Note: If the SPI port is set to operate in 4-wire mode, this field is ignored and the tx_num_chars field is used for both the number of characters to receive or transmit.			
15:0	tx_num_char	R/W	0	Number of Transmit Characters Number of characters to transmit from Note: In 4-wire mode, this also applies			

Table 11-5: SPI Static Configuration Registers

SPI Static C	onfiguration Reg	ister		SPIn_CTRL2 [0x000C]		
Bits	Name	Access	Reset	Description		
31:20	-	R/W	0	Reserved for Future Use Do not modify this field.		
19:16	ss_pol	R/W	0	Slave Select Polarity Controls the polarity of each individual SS corresponds to a SS signal. The SPIn_SSO SPI1_SS3 pin is controlled with bit positio For each bit position, 0: SS is active low 1: SS is active high	pin is controlled with bit position 0 and	
15	three_wire	R/W	0	Three-Wire Mode Enable 0: Four-wire mode enabled (Single Mod 1: Three-wire mode enabled	de only)	
14	-	R/W	0	Reserved for Future Use Do not modify this field.		
13:12	data_width	R/W	0	SPI Data Width  0: 1-data pin (Single Mode)  1: 2-data pins (Dual Mode)  2: 4-data pins (Quad Mode)  3: Reserved		



SPI Static C	SPI Static Configuration Register			SPIn_CTRL2 [0x000C]		
Bits	Name	Access	Reset	Description		
11:8	num_bits	R/W	0x0	Number of Bits per Character 1-bit and 9-bit character lengths are not supported in Slave Mode		
7:2	=	R/W	0	Reserved for Future Use Do not modify this field.		
1	clk_pol	R/W	0	Clock Polarity  0: Normal clock. Use when in SPI Mode 0 and Mode 1  1: Inverted clock. Use when in SPI Mode 2 and Mode 3		
0	clk_pha	R/W	0	Clock Phase 0: Data sampled on clock rising edge. U 1: Data sampled on clock falling edge. U		

Table 11-6: SPI Slave Select Timing Register

SPI Slave So	elect Timing			SPIn_SS_TIME	[0x0010]
Bits	Name	Access	Reset	Description	
31:24	-	R/W	0	Reserved for Future Use Do not modify this field.	
23:16	ssinact	R/W	0	SS Inactive Clock Delay This is the time SS is inactive, and the transmission. It is the number of system clock cycle SS is inactive to the time SS is active a 0: 256   1: 1   2: 2   3:3       254: 254   255: 255	s from the time a character is transmitted, and
15:8	ssact2	R/W	0	Slave Select Active After Last SCLK Number of system clock cycles that St inactive. 0: 256  1: 1 2: 2 3:3 254: 254 255: 255	S is active from the last SCLK edge to when SS is
7:0	ssact1	R/W	0	Slave Select Active to First SCLK Number of system clock cycles betweedge.  0: 256 1: 1 2: 2 3:3 254: 254 255: 255	en the time SS is asserted until the first SCLK



Table 11-7: SPI Master Clock Configuration Registers

SPI Master Clock Configuration Register		SPIn_CLK_CFG	[0x0014]		
Bits	Name	Access	Reset	Description	
31:20	-	R/W	0	Reserved for future use	
19:16	scale	R/W	0	System Clock to SPI Clock Scale Factor Scales the Peripheral Clock (PCLK) by 2scale to generate the SPI module clock. $f_{SPI\_CLK} = \frac{f_{PCLK}}{2^{scale}}$ Ox0 - 0x8: Scales the system clock by the set value to generate the internal SPI clock 0x9 - 0xF: Invalid Note: The microcontroller System Clock is scaled by scale to generate the internal SPI clock. The external SPI clock, SCLK, is generated by setting the low cycle time, low, and the high cycle time, hi. Note: If scale=0, hi=0, and low=0, character sizes of 2 and 10 bits are not supported.	
15:8	hi	R/W	0x00	SCLK Hi Clock Cycles Control  0x0: Hi duty cycle control disabled. Only valid if scale = 0.  0x1 – 0xF: Number of internal SPI clocks that SCLK is high.  Note: If scale=0, hi=0, and low=0, character sizes of 2 and 10 bits are not	
7:0	lo	R/W	0x00	supported.  SCLK Low Clock Cycles Control  0x0: Low duty cycle control disabled. Only valid if SPIn_CLK_CFG.scale = 0.  0x1 – 0xF: Number of internal SPI clocks that SCLK is low  Note: If SPIn_CLK_CFG.scale=0, SPIn_CLK_CFG.hi=0, and SPIn_CLK_CFG.low=0, character sizes of 2 and 10 bits are not supported.	

Table 11-8: SPI DMA Control Registers

SPI DMA	SPI DMA Control Register			SPIn_DMA	[0x001C]		
Bits	Name	Access	Reset	Description			
31	rx_dma_en	R/W	0	RX DMA Enable  0: RX DMA is disabled. Any pending DMA requests are cleared  1: RX DMA is enabled			
30	-	R/W	0	Reserved for Future Use Do not modify this field.			
29:24	rx_fifo_cnt	R	0	Number of Bytes in the RX FIFO Read returns the number of bytes currently in the RX FIFO			
23	rx_fifo_clear	W	-	Clear the RX FIFO  1: Clear the RX FIFO and any pending done when the RX FIFO is inactive.  Writing a 0 has no effect.	ng RX FIFO flags in <i>SPIn_INT_FL</i> . This should be re.		
22	rx_fifo_en	R/W	0	RX FIFO Enabled  0: RX FIFO disabled  1: RX FIFO enabled			
21	-	R/W	0	Reserved for Future Use Do not modify this field.			



SPI DMA (	SPI DMA Control Register			SPIn_DMA [0x001C]		
Bits	Name	Access	Reset	Description		
20:16	rx_fifo_level	R/W	0		When the RX FIFO contains more bytes than the value set in this field, a DMA request is triggered, and the <i>SPIn_INT_FL.rx_level</i> interrupt flag is set. Valid levels for this field are from 0x00 to 0x1E.	
				0x01: 2 bytes in the RX FIFO genera		
				0x1E: Maximum allowed value for t  SPIn_INT_FL.rx_level interrupt fla  0x1F is not a valid value.	his field. 0x1F bytes in the RX FIFO set the ag.	
15	tx_dma_en	R/W	0	TX DMA Enable 0: TX DMA is disabled. Any pending 1: TX DMA is enabled	0: TX DMA is disabled. Any pending DMA requests are cleared	
14	-	R/W	0	Reserved for Future Use Do not modify this field.		
13:8	tx_fifo_cnt	RO	0	Number of Bytes in the TX FIFO Read returns the number of bytes cur	rrently in the TX FIFO	
7	tx_fifo_clear	W10	_	Clear the TX FIFO  1: Clear the TX FIFO and any pendin done when the TX FIFO is inactive Writing 0 has no effect.	ng TX FIFO flags in <i>SPIn_INT_FL</i> . This should be e.	
6	tx_fifo_en	R/W	0	TX FIFO Enabled 0: TX FIFO disabled 1: TX FIFO enabled		
5	-	R/W	0	Reserved for Future Use Do not modify this field.		
4:0	tx_fifo_level	R/W	0x10	TX FIFO Threshold Level When the TX FIFO has fewer than the triggered, and the SPIn_INT_FL.tx_lev	value set in this field, a DMA request is vel interrupt flag is set.	

Table 11-9: SPI Interrupt Flag Registers

SPI Interru	SPI Interrupt Flag Register			SPIn_INT_FL	[0x0020]
Bits	Name	Access	Reset	Description	
31:16	-	R/W	0	Reserved for Future Use Do not modify this field.	
15	rx_und	RO	0	RX FIFO Underrun Flag Set when a read is attempted from an empty RX FIFO.	
14	rx_ovr	R/W1C	0	•	e to a full RX FIFO is attempted. If the SPI is in e SPI stalls the clock until data is read from the RX
13	tx_und	R/W1C	0	TX FIFO Underrun Flag Set if SPI is in Slave Mode, and a read from empty TX FIFO is attempted. If SPI is in Master Mode, this bit is not set as the SPI stalls the clock until data is written to the empty TX FIFO.	



SPI Interrupt Flag Register			SPIn_INT_FL [0x0020]		
Bits	Name	Access	Reset	Description	
12	tx_ovr	R/W1C	0	TX FIFO Overrun Flag Set when a write is attempted to a fu	ıll TX FIFO.
11	m_done	R/W1C	0	Master Data Transmission Done Flag Set if SPI is in Master Mode, and all to	,
10	-	R/W	0	Reserved for Future Use Do not modify this field.	
9	abort	R/W1C	0	Slave Mode Transaction Abort Detected Flag Set if the SPI is in Slave Mode, and SS is deasserted before a complete character is received.	
8	fault	R/W1C	0	Multi-Master Fault Flag Set if the SPI is in Master Mode, Multi-Master Mode is enabled, and a Slave Select input is asserted. A collision also sets this flag.	
7:6	-	R/W	0	Reserved for Future Use Do not modify this field.	
5	ssd	R/W1C	0	Slave Select Deasserted Flag	
4	ssa	R/W1C	0	Slave Select Asserted Flag	
3	rx_full	R/W1C	0	RX FIFO Full Flag	
2	rx_level	R/W1C	0	RX FIFO Threshold Level Crossed Flag Set when the RX FIFO exceeds the value in SPIn_DMA.rx_fifo_level.	
1	tx_empty	R/W1C	1	TX FIFO Empty Flag	
0	tx_level	R/W1C	0	TX FIFO Threshold Level Crossed Flag Set when the TX FIFO is less than the	

Table 11-10: SPI Interrupt Enable Registers

SPI Interre	SPI Interrupt Enable Register			SPIn_INT_EN	[0x0024]
Bits	Name	Access	Reset	Description	
31:16	-	R/W	0	Reserved for Future Use Do not modify this field.	
15	rx_und	R/W	0	RX FIFO Underrun Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
14	rx_ovr	R/W	0	RX FIFO Overrun Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
13	tx_und	R/W	0	TX FIFO Underrun Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
12	tx_ovr	R/W	0	TX FIFO Overrun Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
11	m_done	R/W	0	Master Data Transmission Done Inte 0: Interrupt is disabled 1: Interrupt is enabled	rrupt Enable
10	-	R/W	0	Reserved for Future Use Do not modify this field.	



SPI Interr	SPI Interrupt Enable Register			SPIn_INT_EN	[0x0024]
Bits	Name	Access	Reset	Description	
9	abort	R/W	0	Slave Mode Abort Detected Interrup 0: Interrupt is disabled 1: Interrupt is enabled	ot Enable
8	fault	R/W	0	Multi-Master Fault Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
7:6	-	R/W	0	Reserved for Future Use Do not modify this field.	
5	ssd	R/W	0	Slave Select Deasserted Interrupt Er 0: Interrupt is disabled 1: Interrupt is enabled	nable
4	ssa	R/W	0	Slave Select Asserted Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	ole
3	rx_full	R/W	0	RX FIFO Full Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
2	rx_level	R/W		RX FIFO Threshold Level Crossed Int 0: Interrupt is disabled 1: Interrupt is enabled	errupt Enable
1	tx_empty	R/W	0	TX FIFO Empty Interrupt Enable 0: Interrupt is disabled 1: Interrupt is enabled	
0	tx_level	R/W	0	TX FIFO Threshold Level Crossed Into 0: Interrupt is disabled 1: Interrupt is enabled	errupt Enable

Table 11-11: SPI Wakeup Status Flags Registers

SPI Wakeu	SPI Wakeup Status Flags			SPIn_WAKE_FL [0x0028]		
Bits	Name	Access	Reset	Description		
31:4	-	R/W	0	Reserved for Future Use Do not modify this field.		
3	rx_full	R/W1C	0	Wake on RX FIFO Full Flag  0: Wake condition has not occurred.  1: Wake condition occurred.		
2	rx_level	R/W1C	0	Wake on RX FIFO Threshold Level Cross 0: Wake condition has not occurred. 1: Wake condition occurred.	Wake on RX FIFO Threshold Level Crossed Flag 0: Wake condition has not occurred.	
1	tx_empty	R/W1C	0	Wake on TX FIFO Empty Flag  0: Wake condition has not occurred.  1: Wake condition occurred.		
0	tx_level	R/W1C	0	Wake on TX FIFO Threshold Level Cross 0: Wake condition has not occurred. 1: Wake condition occurred.	ed Flag	



Table 11-12: SPI Wakeup Enable Registers

SPI Wakeu	SPI Wakeup Enable			SPIn_WAKE_EN	[0x002C]	
Bits	Name	Access	Reset	Description		
31:4	-	R/W	0	Reserved for Future Use Do not modify this field.		
3	rx_full	R/W	0	Wake on RX FIFO Full Enable  0: Wake event is disabled  1: Wake event is enabled.		
2	rx_level	R/W	0	Wake on RX FIFO Threshold Level Cross 0: Wake event is disabled 1: Wake event is enabled.	sed Enable	
1	tx_empty	R/W	0	Wake on TX FIFO Empty Enable  0: Wake event is disabled  1: Wake event is enabled.		
0	tx_level	R/W	0	Wake on TX FIFO Threshold Level Cross 0: Wake event is disabled 1: Wake event is enabled.	ed Enable	

# Table 11-13: SPI Status Registers

SPI Status Register				SPIn_STAT	[0x0030]	
Bits	Name	Access	Reset	et Description		
31:1	-	R/W	0	Reserved for Future Use Do not modify this field.		
0	busy	R	0	Mode, cleared when SS is deasserte	leared when the last character is set. In Slave ed. hen transmit starts. In Slave Mode, set when SS	



### 12 SPIMSS

### 12.1 Overview

The SPIMSS module provides an independent serial communication channel to communicate synchronously with peripheral devices in a multiple master or multiple slave system. The interface is a four-wire full-duplex serial bus that can be operated in either master mode or slave mode. SPI-compatible devices include EEPROMs, printer controllers and contactless smart card controllers.


SPIMSS also supports Inter-IC Sound (I2S) protocol for 16-bit mono or stereo audio transfer to or from an external I2S audio codec.

#### **12.1.1** Features

- Full-duplex, synchronous communication of 1 to 16-bit characters
- Four-wire interface
- Data transfers rates up to one-fourth the peripheral clock frequency (fPCLK)
- Master, multi-master and slave modes of operation
- Dedicated Bit Rate Generator
- 8 entry by 16-bit Transmit and Receive FIFOs
- Transmit and Receive DMA Support
- I2S mode
  - 16-bit audio transfer
  - I2S Master mode
  - 12S Slave mode
- 1 Slave Select Pin in Master Mode

The block diagram shows the SPIMSS external interface signals, control unit, receive and transmit FIFOs, and single shift register common to the transmit and receive data path. Each time that an SPIMSS transfer completes, the received character is transferred to the receive FIFO.

Figure 12-1. SPIMSS Block Diagram



The SPIMSS may be configured as either a SPI master (in single or multi-master systems) or a SPI slave. An SPI system has a single master and one or more slaves for any given transaction.



Figure 12-2. SPI Single-Master, Single-Slave




Figure 12-3. SPI Multi-Master, Multi-Slave





Figure 12-4. SPI Slave





### 12.2 Operation

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (serial clock, transmit data, receive data and slave select). The SPI block consists of a transmit/receive shift register (supported by FIFOs), a Bit Rate Generator and a control unit.

During an SPI transfer, data is sent and received simultaneously by both master and slave devices. When an SPI transfer occurs, a multi-bit (selectable from 1 to 16-bit) character is shifted out on one data pin and a multi-bit character is simultaneously shifted in on a second data pin. A 16-bit shift register in the master and another 16-bit shift register in the slave are connected as a circular buffer with the most significant bit (bit15) sent first. The SPI contains two 8×16 FIFOs to support transmit and receive directions. New data is moved automatically from the transmit FIFO into the shift register at the start of every new SPI transfer as long as there is data in the transmit FIFO. At the end of every SPI transfer, data is moved from the shift register into the receive FIFO.

## 12.3 SPI Signals

The SPI signals are:

- MISO (Master-In, Slave-Out)
- MOSI (Master-Out, Slave-In)
- SCLK (SPI Serial Clock)
- SSEL (Slave Select)

These signals are pinned out through GPIO pins as alternate functions. Refer to the GPIO chapter for information on selecting the SPIMSS mode I/O. An external pull-up resistor should be used to prevent floating input signals when operating the SPI signals in open drain mode (refer to the *wor* bit) or high impedance mode (slave MISO is in high impedance mode when the slave is not selected).

#### 12.3.1 Master-In, Slave-Out

The MISO pin is configured as an input in master mode and as an output in slave mode. It is one of two lines that transfer serial data, with the most significant bit sent first. The MISO pin of a slave device is placed in a high-impedance state if the slave is not selected. When the SPI channel is not active (SPIMSSn\_CTRL.start = 0), this signal is in a high-impedance state.

#### 12.3.2 Master-Out, Slave-In

The MOSI pin is configured as an output in master mode and as an input in slave mode. It is one of two lines that transfer serial data, with the most significant bit sent first. When the SPI channel is not enabled, this signal is in a high-impedance state.

#### 12.3.3 Serial Clock

The Serial Clock (SCLK) synchronizes data movement in and out of the device through the MOSI and MISO pins. In master mode, the SPI's Bit Rate Generator creates SCLK. The master drives the serial clock out its SCLK pin to the slave's SCLK pin. When the SPI is configured as a slave, the SCLK pin is an input from the master. Slave devices ignore the SCLK signal, unless their SSEL pin is asserted. When configured as a slave, the minimum SCLK period is 8 times the peripheral clock (PCLK) period. For example, if the APB clock (PCLK) is running at 60 MHz in the slave SPI, the master SPI SCLK must be set at a maximum of 7 MHz.

The master and slave are each capable of exchanging a character of data during a sequence of SPIMSSn\_MODE.numbits clock cycles (refer to SPIMSSn\_MODE.numbits field). In both master and slave devices, data is shifted on one edge of the



SCLK and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI phase and polarity control.

#### 12.3.4 Slave Select

The Slave Select (SSEL) signal is used to select a specific slave device during SPI transfers or to distinguish left and right channel audio data in I2S mode. In an SPI system with multiple slaves, the master must provide separate SSEL signals to each slave. SSEL must be low prior to all data communication to and from the slave device. SSEL must stay low for the full duration of each character transfer. The SSEL signal may stay low during the transfer of multiple characters or may deassert between each character. Application code should not toggle the slave select between words. Though the SSEL signal typically is active low, either polarity can be supported via the ssv bit.

#### 12.3.4.1 Single Master SPI System

When configured as the only master in an SPI system, the SSEL pin is configured as an output by setting *ssio* = 1. The polarity of SSEL is selected via the *ssv* bit. Other GPIO output pins must be employed to select additional SPI slave devices.

#### 12.3.4.2 Multi-Master SPI System

When configured as one master in a multi-master SPI system, the SSEL pin is configured as an input by clearing *ssio* = 0. When acting as the master, the SSEL input signal should be high. If the SSEL input signal goes low (indicating another master is selecting this device as an SPI slave) the Collision error flag is set. The SPI block can be switched between master and slave modes when operating in a multi-master system via the *mmen* bit.

#### 12.3.4.3 Slave SPI System

When configured as a slave in an SPI system, the SSEL pin is configured as an input by clearing ssio = 0.

### 12.3.4.4 I2S System

In I2S mode the SSEL output is controlled by hardware and distinguishes left and right channel audio data. When operating as the I2S master, the SCLK and SSEL signals are outputs. When operating as the I2S slave, the SCLK and SSEL signals are inputs. This SSEL signal is referred to as word select signal (*ws*) in the I2S protocol. Normally the WS signal transitions one SCLK period before the MSB of the audio data word, however if the *i2s\_lj* bit is set, the audio data word is "left justified" to be in phase with the WS signal.

### 12.4 SPI Clock Phase and Polarity Control

The SPI supports four combinations of SCLK phase and polarity. Clock Polarity (SPIMSSn\_CTRL.clkpol) selects an active low/high clock and has no effect on the transfer format. Clock Phase (SPIMSSn\_CTRL.phase]) selects one of two fundamentally different transfer formats.

For proper data transmission, the clock phase and polarity must be identical for the SPI master and slave. The master always places data on the MOSI line a half-cycle before the SCLK edge in order for the slave to latch the data.

Table 12-1. Clock Phase and Polarity Operation

SPIMSSn_CTRL phase	SPIMSSn_CTRL	SCLK	SCLK	SCLK
	clkpol	Transmit Edge	Receive Edge	Idle State
0	0	Falling	Rising	Low




SPIMSSn_CTRL phase	SPIMSSn_CTRL clkpol	SCLK Transmit Edge	SCLK Receive Edge	SCLK Idle State
0	1	Rising	Falling	High
1	0	Rising	Falling	Low
1	1	Falling	Rising	High

### 12.4.1 Transfer Format (SPIMSSn\_CTRL.phase = "0")

Figure 12-5 is the timing diagram for an SPI 16-bit transfer in which the clock phase is cleared (SPIMSSn\_CTRL.phase = 0). The two SCLK waveforms show active low (SPIMSSn\_CTRL.clkpol = 0) and active high (SPIMSSn\_CTRL.clkpol = 1). The diagram may be interpreted as either a master or slave timing diagram since the SCLK, MISO and MOSI pins are directly connected between the master and the slave.

In the case of multi-character transfers with SSEL remaining asserted between characters, the output data will change at the end of the BitO (final clock edge) to reflect the output value for Bit15 of the next character.






### 12.4.2 Transfer Format (SPIMSSn\_CTRL.phase = 1)

Figure 12-6 is the timing diagram for an SPI transfer in which the clock phase is set (SPIMSSn\_CTRL.phase = 1). The two SCLK waveforms show active low (SPIMSSn\_CTRL.clkpol = 0) and active high (SPIMSSn\_CTRL.clkpol = 1). The diagram may be interpreted as either a master or slave timing diagram since the SCLK, MISO and MOSI pins are directly connected between the master and the slave.

In the case of multi-character transfers with SSEL remaining asserted between characters, the BitO output data will remain stable until the clock edge which starts Bit15 of the next character or until SSEL deasserts at the end of the transfer.



Figure 12-6. SPI Timing (SPIMSSn CTRL.phase = 1)



### 12.5 Data Movement

Data movement can be controlled in one of the following ways:

- Software polling the SPIMSSn\_INT\_FL.txst bit (transfer one word at a time) or polling the SPIMSSn\_INT\_FL.tx\_fifo\_level or SPIMSSn\_INT\_FL.rx\_fifo\_level fields (can transfer up to 8 characters at a time).
- The <u>SPIMSSn\_CTRL.irqe</u> bit can be set to enable data and error interrupts. The <u>SPIMSSn\_CTRL.str</u> bit may be used if desired to force a "startup" data interrupt. A data interrupt will be generated on completion of each character transfer.
- DMA control of data transferred is enabled via the SPIMSSn\_DMA.rx\_dma\_en and/or SPIMSSn\_DMA.tx\_dma\_en bits. The SPIMSSn\_DMA.tx\_fifo\_level and SPIMSSn\_DMA.rx\_fifo\_level control when DMA requests are asserted. When DMA is enabled, data interrupts are disabled (error interrupts will still occur). DMA operation is beneficial for block transfers as the CPU only needs to service one DMA interrupt per block of data versus one interrupt for each character transferred if data interrupt based transfer is used.

The SPIMSS Data register is used for transferring data in both incoming and outgoing directions.

For incoming data, the receive data is shifted into an internal shift register. Once a full character has been shifted in, the character is automatically moved into the Receive FIFO. The Receive FIFO data is read through the SPIMSSN Data Register.

For outgoing data, the transmit data written to the SPIMSSn Data Register is written into the Transmit FIFO. When the shift register is empty, data is automatically moved into the shift register from the Transmit FIFO.

Note: When the SPIMSS is not actively transmitting or receiving data (SPIMSSn\_CTRL.start = 0), data written to the SPIMSSn Data Register is stored in the FIFO as long as it is not full. Any data in the FIFO when the SPIMSS start is set to 1 is transmitted immediately. Flush the FIFO at any time by setting the SPIMSSn\_DMA.tx\_fifo\_clr bit to 1.

With the SPI configured as a master, writing data to this register initiates the data transmission. With the SPI configured as a slave, writing data to this register loads the shift register in preparation for the next data transfer with the external master. In either the master or slave mode, when the transmit FIFO is full, writes to this register are ignored and the Transmit Overrun error flag, SPIMSSn INT FL.tovr, is set in the SPIMSS Interrupt register.



Data is shifted out starting with bit 15. The last bit received will reside in bit position 0. When the character length is less than 16 bits (as set by the *SPIMSSn\_MODE.numbits* field), the transmit character must be left justified in the SPIMSSn Data Register. A received character of less than 16 bits will be right justified (last bit received will be in bit position 0). For example, if the SPIMSS is configured for 4-bit characters, the transmit characters must be written to *SPIMSSn\_DATA*[15:12] and the received characters are read from *SPIMSSn\_DATA*[3:0].

The software overhead to left justify the transmit data can be eliminated by setting the  $tx\_lj$  bit in the  $SPIMSSn\_MODE$  register. When  $SPIMSSn\_MODE.tx\_lj = 1$ , transmit data is always written by software or DMA to  $SPIMSSn\_DATA$  in right justified form and hardware performs the left justify according to  $SPIMSSn\_MODE.numbits$  when the shift register is loaded. For the 4-bit character example, when  $SPIMSSn\_MODE.tx\_lj = 1$ , transmit data is written to  $SPIMSSn\_DATA[3:0]$  and hardware shifts these to bits [15:12] when the shift register is loaded. The  $SPIMSSn\_MODE.tx\_lj$  bit has no effect on receive data which is always right justified.

### 12.6 Configuration for Master, Slave and Multi-Master Modes

### 12.6.1 Single Master Operation

Configure the SPIMSS as a Single SPI Master by performing the following steps:

- 7. Enable SPI master mode by setting SPIMSSn\_CTRL.mode to 1.
- 8. Set the SPIMSS outputs to open drain by setting <a href="mailto:SPIMSSn\_CTRL.od\_out\_en">SPIMSSn\_CTRL.od\_out\_en</a> = 0
- 9. SPIMSSn\_CTRL.start = 1
- 10. SPIMSSn CTRL.od out en = 0
- 11. SPIMSSn CTRL.ssio = 1

The SPIMSSn\_CTRL.phase and SPIMSSn\_CTRL.clkpol bits and the SPIMSSn\_MODE.numbits field must be consistent with the slave SPI devices. The SSV bit asserts/deasserts the SSEL output pin, SPI1\_SSO. The SPI Bit Rate register must be initialized.

#### 12.6.2 Multi-Master Operation

The SPI block is configured for master/slave operation in a multi-master SPI configuration by setting:

- SPIMSSn CTRL.mmen = 1 or 0
  - Software controls the master/slave mode dynamically via some bus arbitration algorithm to allow multiple masters to communicate to slave and master/slave devices.
- SPIMSSn CTRL.ssio = 0
- od\_out\_en = 1
  - Open-drain mode must be enabled to prevent bus contention since all SCLK, MOSI and MISO pins are tied together on the external SPI bus.
- SPIMSSn CTRL.start = 1

At any time, only one SPI device can be configured as the master and all other SPI devices on the bus must be configured as slaves. The master selects a single slave by asserting the Slave Select pin to that slave only. Then the master drives data out using the SCLK = and MOSI pins to all of the slaves' SCLK and MOSI pins (including those which are not selected). The selected slave drives data out its MISO pin to the master's MISO pin. When configured as a master operating in a multimaster system, if the SSEL pin is configured as an input and is driven low by another master, a multi-master collision fault is signaled by *col* = 1.



### 12.7 Slave Operation

The SPI block is configured for slave mode operation by setting:

- SPIMSSn CTRL.start = 1
- SPIMSSn CTRL.mode = 0
- SPIMSSn CTRL.ssio = 0
- SPIMSSn\_CTRL.od\_out\_en = 0

The SPIMSSn\_CTRL.phase and clkpol bits and the SPIMSSn\_MODE.numbits field must be set to be consistent with the other SPI devices. The SPIMSSn\_CTRL.str bit may be used, if desired, to force a start interrupt. The SPIMSSn\_CTRL.birq bit and the SPIMSSn\_CTRL.bss bit are not used in slave mode. The SPI bit rate generator is not used in slave mode, so the Mode Register, SPIMSSn\_MODE, need not be initialized.

If the slave has data to send to the master, the data should be written before the transaction starts (first edge of SCLK when SSEL is asserted). If the SPIMSSn Data Register is not written prior to the slave transaction (the Transmit FIFO is empty), the MISO pin will output whatever value was written last into the *SPIMSSn\_DATA* Register.

Due to the delay resulting from synchronization of the SPI input signals to PCLK, the maximum SCLK bit rate that can be supported in slave mode is the PCLK frequency divided by 8. This rate is controlled by the SPI master.

### 12.8 I2S (Inter-IC Sound) Mode

The SPI block is configured for I2S mode operation by setting:

- SPIMSSn I2S CTRL.i2s en = 1
- SPIMSSn\_CTRL.phase = 0
- SPIMSSn CTRL.clkpol = 0
- SPIMSSn MODE numbits = 0 (to select 16-bit characters)
- SPIMSSn\_CTRL.start = 1

The *mmen* and *ssio* bits are set in accordance with either master or slave mode of operation. The SSV bit is ignored by hardware in I2S mode. In I2S, the master hardware sources SSEL (known as WS in I2S protocol) and SCLK. In this mode SSEL toggles between consecutive audio words. SSEL=0 indicates left channel data and SSEL=1 indicates right channel audio data.

The receive and/or transmit DMA channels must be enabled when operating in I2S mode. Typically, audio data will only flow in one direction as defined by the  $rx\_dma\_en$  or  $tx\_dma\_en$  bits, however audio data may be transferred in both directions simultaneously if desired. Data in the transmit buffer should be initialized with the first 16-bit character containing a left channel audio sample, then alternating right and left channel 16-bit audio samples. When audio data is being received, the first sample written into the receive buffer will be a left channel audio sample.

#### 12.8.1 Mute

The *i2s\_mute* bit in the I2S Control Register can be set by software asynchronously to the DMA transfers to silence the transmit output. At the beginning of the next left channel audio sample after *i2s\_mute* is asserted, DMA and FIFO accesses will continue, however, the data read from the transmit FIFO will be discarded and replaced with zeroes. When *i2s\_mute* is deasserted, the transmit output will resume at the beginning of the next left channel audio sample.

#### 12.8.2 Pause

The *i2s\_pause* bit can be set by software asynchronously to the DMA transfers to halt DMA and FIFO accesses. At the beginning of the next left channel audio sample after *i2s\_pause* is asserted, both transmit and receive DMA and FIFO



accesses will halt and the transmit data will be forced to zero. At the beginning of the next left channel audio sample after *i2s\_pause* is deasserted, the DMA accesses will resume from where they were halted. Pause takes precedence over mute.

#### 12.8.3 Mono

The *i2s\_mono* bit in the I2S Control Register (0x01C) is set to select single channel audio data vs. stereo format. In mono mode each transmit data word read from the transmit FIFO is duplicated for both left and right channel output words.. The receive channel will read the data from the left channel (SSEL = 0) and ignore data in the right channel. This allows DMA buffers for mono mode to be one-half the size of DMA buffers for stereo mode.

### 12.8.4 Left Justify

The  $i2s\_lj$  bit selects the phase of the SSEL signal versus the data. When  $i2s\_lj = 0$  (normal I2S mode), the audio data lags the SSEL signal by one SCLK period. When  $i2s\_lj = 1$ , the audio data is "left justified" so that it is in sync with the SSEL signal.

Figure 12-7: I2S Mode (i2s\_en=1, i2s\_lj=0)





Figure 12-8: I2S Mode (i2s en=1, i2s lj=1)





#### 12.9 Error Detection

The SPI contains error detection logic to support SPI communication protocols and recognize when communication errors have occurred. If the IRQE bit is set, error conditions will generate an interrupt. The SPIMSS Interrupt Flag Register indicates which error has been detected.

#### 12.9.1 Transmit Overrun

A transmit overrun error indicates a write to the FIFO was attempted when the internal transmit FIFO was full in either master or slave mode. An overrun condition sets the *tovr* bit to 1. Writing a 1 to *tovr* clears this error flag.

Note: A transmit FIFO overrun in I2S mode may result in mixing left and right channel data. Software should reinitialize the DMA channel and data buffer and restart the I2S transfer.

### 12.9.2 Mode Fault (Multi-Master Collision)

A mode fault indicates more than one master is trying to communicate at the same time (a multi-master collision). The mode fault is detected when an enabled master's SSEL input pin is asserted low. A mode fault sets the *col* bit to 1. Writing a 1 to *col* clears this error flag.

This error interrupt will not occur in I2S mode.

#### 12.9.3 Slave Mode Abort

A slave mode abort indicates that the SSEL pin deasserted before all bits in a character were transferred (while operating in slave mode). The next time SSEL asserts, the MISO pin will output <u>SPIMSSn\_DATA[15]</u>, regardless of where the previous transaction left off. A slave mode abort sets the *abt* bit to 1. Writing a 1 to *abt* clears this error flag.

This error interrupt will not occur in I2S mode.

#### 12.9.4 Receive Overrun

A receive overrun error indicates a write to the receive FIFO occurred when the internal receive FIFO was full (in either master or slave mode). An overrun sets *rovr* = 1. Writing a 1 to *rovr* clears this error flag.

A receive FIFO overrun in I2S mode may result in mixing left and right channel data. Software should reinitialize the DMA channel and data buffer and restart the I2S transfer.

## 12.10 SPI Interrupts

When the SPI interrupt is enabled (SPIMSSn\_CTRL.irqe bit = 1, the SPIMSS generates an interrupt when one of the following interrupt conditions occur. The interrupt condition is indicated by the SPIMSSn\_INT\_FL.irq bit in the SPIMSS Interrupt Flag Register (0x008). Writing a 1 to the IRQ bit clears the pending SPI interrupt request.

#### 12.10.1 Data Interrupt

A data interrupt occurs when the transmit character has been fully moved out of the shift register AND the Transmit FIFO is empty (in either master or slave mode). Since transmit and receive are always interlocked, there is no need for a separate receive interrupt. If either transmit or receive DMA is enabled via the *rx\_dma\_en* and *tx\_dma\_en* bits, the data interrupt



will not occur, however error interrupts are still enabled when using DMA. A data interrupt is indicated by IRQ = 1 and no error interrupt bits set.

#### 12.10.2 Forced Interrupt

To start the data transfer process, an SPI interrupt may be forced by software by writing a 1 to the *str* bit in the SPI Control Register (0x004).

### 12.10.3 Error Condition Interrupt

If any of the SPI error conditions occurs as described in the *previous* section, the corresponding error bit and the IRQ bit are set in the SPIMSS Interrupt register and the SPI interrupt is asserted. The error status bits and the IRQ bit should be cleared at the same time by writing a 1 to those bits.

### 12.10.4 Bit Rate Generator Time-out Interrupt

If the SPI is disabled, an SPI interrupt can be generated by a Bit Rate Generator time-out. This timer function must be enabled by setting the *birq* bit in the SPI Control Register (0x004). See SPI Bit Rate Generator.

#### 12.11 SPI Bit Rate Generator

#### 12.11.1 Slave Mode

The Bit Rate Generator is not used in SPI slave mode. When configured as a slave, the minimum SCLK period is 8 times the PCLK period.

#### 12.11.2 Master Mode

In SPI master mode, the Bit Rate Generator creates a lower frequency serial clock (SCLK) for data transmission synchronization between the master and the external slave. The input to the Bit Rate Generator is the PCLK. The SPI Bit Rate register is a 16-bit reload value, brg[15:0], for the SPI Bit Rate Generator. The reload value must be greater than or equal to 0x02 for SPI operation (maximum bit rate is PCLK frequency divided by 4). The SPI bit rate is calculated using the following equation (for the special case div = 0x0000 substitute  $2^{16}$  for div in the equation):

Equation 12-1: SPIMSS Bit Rate Equation

SPI Bit Rate 
$$(bits/_{sec}) = (\frac{f_{PCLK}}{2 \times SPI\_BRG.div})$$

#### **12.11.3** *Timer Mode*

When the SPI is disabled, the Bit Rate Generator can function as a continuous mode 16-bit timer with interrupt on time-out. To configure the Bit Rate Generator as a timer with interrupt on time-out, complete the following procedure:

- 1. Set SPIMSSn\_CTRL.start = 0 (in the Error Detection Register)
- 2. Load the desired 16-bit count value into the SPIMSS Bit Rate Register field, SPIMSSn BRG.div.
- 3. Set SPIMSSn.birq = 1 to enable the bit rate generator.



# **12.12 SPIMSS Registers**

The SPIMSSn instance is controlled by a block of registers assigned to this peripheral. Refer to the **Peripheral Register Map** section for the GPIO Port 0 base address.

Table 12-2: SPIMSSn Register Offsets, Access and Descriptions

Offset	Register Name	Access	Description
[0x0000]	SPIMSSn_DATA	R/W	SPIMSS Data Register
[0x0004]	SPIMSSn_CTRL	R/W	SPIMSS Control Register
[0x0008]	SPIMSSn_INT_FL	R/W	SPIMSS Interrupt Flag Register
[0x000C]	SPIMSSn_MODE	R/W	SPIMSS Mode Register
[0x0014]	SPIMSSn_BRG	R/W	SPIMSS Bit Rate Register
[0x0018]	SPIMSSn_DMA	R/W	SPIMSS DMA Register
[0x001C]	SPIMSSn_I2S_CTRL	R/W	SPIMSS I2S Control Register

# **12.13** SPIMSS Register Details

Table 12-3. SPIMSS Data Register

SPIMSS Data Register				SPIMSSn_DATA	[0x0000]
Bits	Name	Access	Reset	Description	
31:16	-	R/W	0	Reserved for Future Use Do not modify this field.	
15:0	data	R/W	0	SPIMSS Data Refer to the Data Movement section for details.	

Table 12-4: SPIMSS Control Register

SPIMSS	n Control Register			SPIMSSn_CTRL	[0x0004]	
Bits	Name	Access	Reset	Description		
31:8	-	R/W	0	Reserved for Future Use Do not modify this field.		
7	irqe	R/W	0	Interrupt Request Enable Set to enable interrupts for the SPIMSS peripheral.		
				0: SPI interrupts are disabled. 1: SPI interrupts are enabled. Inte Controller	errupt requests are sent to the Interrupt	
				1	A is enabled, the transmit data complete rrupt sources are enabled.	
6	str	R/W	0	Interrupt is disabled, but other interrupt sources are enabled.  Start SPI Interrupt  Setting this bit starts a SPIMSS interrupt request. Setting this bit also sets  SPIMSSn_INT_FL.irq to 1. Setting this bit forces the SPIMSS to send an interrupt request to the Interrupt Controller if SPIMSSn_CTRL.irqe = 1. This bit is cleared by writing a 0 to this bit or by writing a 1 to the IRQ bit in the SPIMSSn_INT_FL.		



SPIMSS	n Control Register			SPIMSSn_CTRL [0x0004]		
Bits	Name	Access	Reset	Description		
5	birq	R/W	0	Bit Rate Generator Timer Interrupt Request  Enable or disable the Bit Rate Generator if the SPIMSS is enabled (SPIMSSn_CTRL = 1).  0: Clearing this bit SPIMSSn_CTRL.birq = 0 disables the Bit Rate Generation timer function.  1: Setting this bit to 1 enables the Bit Rate Generation timer function and timeout interrupt.  Note: If SPIMSSn_CTRL.start = 1, this bit has no effect.		
4	phase	R/W	0	Phase Select Refer to SPIMSS Clock Phase and Po	plarity Control section for details.	
3	clkpol	R/W	0	Clock Polarity Sets the idle state for the SCK clock pin after a character transaction.  0: SCK idles Low (0) after character transmission/reception.  1: SCK idles High (1) after character transmission/reception.		
2	od_out_en	R/W	0	SPI1_MISO).	Wired OR (Open Drain) Enable Set to enable wired OR for the SPI signal pins (SPI1_SCK, SPI1_SSO, SPI1_MOSI, SPI1_MISO).  0: Wired OR configuration disabled.	
1	mmen	R/W	0		SPI Master Mode Enable Set this field to enable Master Mode for SPI.  0: SPI set to slave mode operation	
0	start	R/W	0	contain data, the data is considered  0: Stop SPIMSS operation.  1: Start SPIMSS transaction as considered  Note: This bit should be set to 1 only	ly after the SPIMSSn is configured for operation. or change any configuration of the SPIMSSn	

Table 12-5: SPIMSS Interrupt Flag Register

SPIMSSn lı	nterrupt Flag Reg	ister		SPIMSSn_INT_FL	[0x0008]		
Bits	Bits Name Access Rese			Description			
31:8	-	R/W	0	Reserved for Future Use Do not modify this field.			
7	irq	R/W1C	0	SPI Interrupt Request Flag This bit is set by hardware when ar clear.	n SPI interrupt request is pending. Write 1 to		
				0 = No SPI interrupt request is pe 1 = An SPI interrupt request is pe	S .		
				Note: This field cannot be cleared u	unless all interrupt flags in this register are		



SPIMSS	n Interrupt Flag Registe	r		SPIMSSn_INT_FL [0x0008]			
Bits	Name	Access	Reset	Description			
6	tovr	R/W1C	0	Transmit Overrun Flag This bit is set by hardware when a transmit FIFO overrun has occurred. Write 1 to clear.  0 = No SPI interrupt request is pending			
5	col	R/W1C	0	1 = An SPI interrupt request is pe  Collision Flag  This bit is set by hardware when a r  Write 1 to clear.	multi-master collision (mode fault) occurs.		
				0 = No multi-master collision has 1 = A multi-master collision has o			
4	abt	R/W1C	0		Slave Mode Transaction Abort Flag This bit is set by hardware when a slave mode transaction abort occurs. Write 1 to clear.		
				O: No slave mode transaction abort has occurred  1: A slave mode transaction abort has occurred			
3	rovr	R/W1C	0	Receive Overrun Flag This bit is set by hardware when a receive FIFO overrun occurs. Write 1 to clear.  0: No FIFO overrun has occurred			
2	tund	R/W1C	0	1: A FIFO overrun has occurred.  Transmit Underrun Flag This bit is set by hardware to indicate a transmit FIFO underrun has occurred. Write 1 to clear.  0: No FIFO underrun has occurred			
1	txst	RO	0	1: A FIFO underrun has occurred  Transmit Status  This field reads 1 if a SPIMSS data transmission is currently in progress.  0: No data transmission currently in progress.  1: Data transmission currently in progress			
0	slas	R/W	0	1: Data transmission currently in progress  Slave Select  If the SPI is in slave mode, this bit indicates if the SPI is selected. If the SPI is in master mode this bit has no meaning.  0 = Slave SPI is selected  1 = Slave SPI is not selected			

Table 12-6: SPIMSS Mode Register

SPIMSS	n Mode Register			SPIMSSn_MODE	[0x000C]	
Bits	Name	Access	Reset	Description		
31:8	-	R/W	0	Reserved for Future Use Do not modify this field.		
7	tx_align	R/W	0	<b>Transmit Data Alignment</b> Selects left or right alignment when data is loaded into the <i>SPIMSSn_DATA.data</i> field for transmission if the character size is less than 16-bits.		
				_	used bits set to 0 up to the MSB (right aligned) nused bits set to 0 down to the LSB (left	
6	-	R/W	0	Reserved for Future Use Do not modify this field.		



SPIMSS	PIMSSn Mode Register			SPIMSSn_MODE	[0x000C]
Bits	Name	Access	Reset	Description	
5:2	numbits	R/W	0		its to shift for each character transfer. Refer to ormation on valid bit positions when the
				0b0000: 16-bits 0b0001: 1-bits 0b0010: 2-bits  0b1110: 14-bits 0b1111: 15-bits	
				Note: Setting this field to 0 (default	t) sets the number of bits per character to 16.
1	ssel_mode	R/W	0	Slave Select Input/Output Mode Setting this field to 1 sets the slave select pin, SPI1_SSO, as an output. Clearing the field sets the slave select pin, SPI1_SSO, to an input.	
				0 = The SPI1_SSO pin is configure 1 = The SPI1_SSO pin is configure	·
				Note: This field is only used if the Si (SPIMSSn_CTRL.mode = 1).	PIMSSn is in SPI Master mode
0	SSV	R/W	0	select pin is configured as an outpu field drives the pin to the value wri	_SSO (I2S_LRCLK) pin if the SPIMSSn slave ut(SPIMSSn_MODE.ssel_mode = 1), writing this tten. If the slave select pin is set to an input eading this field returns the level of the slave

### Table 12-7: SPIMSS Bit Rate Generator Register

SPIMSSn Bit Rate Generator Register				SPIMSSn_BRG	[0x0014]	
Bits	Name	Access	Reset	Description		
31:16	-	R/W	0	Reserved for Future Use Do not modify this field.		
15:0	div	R/W	0	Bit Rate Reload Value The SPI Bit Rate register is a 16-bit reload value for the SPI Bit Rate Generator. Th reload value must be greater than or equal to 0x2 for proper SPI operation (maximum bit rate is fPCLK divided by 4). Refer to Equation 12-1 for calculation.		

### Table 12-8: SPIMSS DMA Register

SPIMSSn DMA Register				SPIMSSn_DMA	[0x0018]	
Bits	Name	Access	Reset	Description		
31	rx_dma_en	R/W	0	Receive DMA Enable Disabling clears any active request to the DMA controller.  0: Disable RX DMA requests 1: Enable RX DMA requests		
30:28	-	R/W	0	Reserved for Future Use Do not modify this field.		



SPIMSSn DMA Register				SPIMSSn_DMA [0x0018]		
Bits Name Access Reset			Reset	Description		
27:24	rx_fifo_cnt	R/W	0	Receive FIFO Count  0b0000: RX FIFO empty (0 entries) 0b0001: RX FIFO contains 1 entry 0b0010: RX FIFO contains 2 entries 0b0011: RX FIFO contains 3 entries 0b1000: RX FIFO contains 15 entries		
23:21	-	R/W	0	Reserved for Future Use Do not modify this field.		
20	rx_fifo_clr	R/W	0	Receive FIFO Clear Write 1 to reset the Receive FIFO. Writing 0 has no effect.  0: Ignored 1: Reset Receive FIFO		
19	-	R/W	0	Reserved for Future Use Do not modify this field.	Reserved for Future Use	
18:16	rx_fifo_lvl	R/W	0	Receive FIFO Level Sets the RX FIFO DMA request threshold. This configures the number of filled RX FIFO entries before activating an RX DMA request.  000: Request Receive DMA when RX FIFO contains 1 entry 001: Request Receive DMA when RX FIFO contains 2 entries		
				010: Request Receive DMA when RX FIFO contains 3 entries 111: Request Receive DMA when RX FIFO contains 8 entries		
15	tx_dma_en	R/W	0	Transmit DMA Enable Disabling clears any active request to the DMA controller.  0: Disable TX DMA requests 1: Enable TX DMA requests		
14:12	-	R/W	0	Reserved for Future Use Do not modify this field.		
11:8	tx_fifo_cnt	R/W	0	Transmit FIFO Count  0b0000: TX FIFO empty (0 entries) 0b0001: TX FIFO contains 1 entry 0b0010: TX FIFO contains 2 entries 0b0011: TX FIFO contains 3 entries 0b1000: TX FIFO contains 15 entries		
7:5	-	R/W	0	Reserved for Future Use Do not modify this field.		
4	tx_fifo_clr	R/W	0	Transmit FIFO Clear Write 1 to reset the Receive FIFO. Writing 0 has no effect.  0: Ignored 1: Reset Receive FIFO		
3	-	R/W	0	Reserved for Future Use Do not modify this field.		



SPIMSSn DMA Register				SPIMSSn_DMA	[0x0018]		
Bits	Name	Access	Reset	Description			
2:0	tx_fifo_lvl	R/W	0	· ·	Transmit FIFO Level  Sets theTX FIFO DMA request threshold. This configures the number of empty TX FIFO entries before activating a Transmit DMA request.		
				0b000: Request Transmit DMA when TX FIFO has 1 free entry. 0b001: Request Transmit DMA when TX FIFO has 2 free entries 0b010: Request Transmit DMA when TX FIFO has 3 free entries 0b111: Request Transmit DMA when TX FIFO has 8 free entries			

Table 12-9: SPIMSS I2S Control Register

SPIMSSn I2S Control Register				SPIMSSn_I2S_CTRL	[0x001C]	
Bits	Name	Access	Reset	Description		
31:5	-	R/W	0	Reserved for Future Use Do not modify this field.		
4	i2s_lj	R/W	0	<ul> <li>I2S Left Justify</li> <li>0: Normal I2S audio protocol - audio data lags left/right channel signal by one SCLK period.</li> <li>1: Audio data is synchronized with SSEL (left/right channel signal).</li> </ul>		
3	i2s_mono	R/W	0	I2S Monophonic Audio Mode Set this field to enable monophonic audio mode. In this mode, each transmit data word is replicated on both left and right channels. Receive data is taken from left channel, right channel receive data is ignored.  0 - Stereophonic audio.  1 - Monophonic audio format		
2	i2s_pause	R/W	0	12S Pause Transmit/Receive 0: Normal transmission/reception. 1: Halt transmit and receive FIFO and DMA accesses, transmit 0.		
1	i2s_mute	R/W	0	I2S Mute Transmit 0: Normal transmit. 1: Transmit data is replaced with 0		
0	i2s_en	R/W	0	I2S Mode Enable Set to enable I2S mode. 0: I2S mode is disabled. 1: I2S mode enabled.		



# 13 Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0.1	3/21/2018	Fixed GCR_MEM_CTRL register. Updated DMA chapter and Register Names. Added this Revision History table.	

©2017-2018 by Maxim Integrated Products, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. MAXIM INTEGRATED PRODUCTS, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. MAXIM ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering or registered trademarks of Maxim Integrated Products, Inc. All other product or service names are the property of their respective owners.